
135
ATmega64A [DATASHEET]
8160D–AVR–02/2013
OCF3A is automatically cleared when the Output Compare Match 3 A Interrupt Vector is executed. Alternatively,
OCF3A can be cleared by writing a logic one to its bit location.
Bit 3 – OCF3B: Timer/Counter3, Output Compare B Match Flag
This flag is set in the timer clock cycle after the counter (TCNT3) value matches the Output Compare Register B
(OCR3B).
Note that a Forced Output Compare (FOC3B) strobe will not set the OCF3B flag.
OCF3B is automatically cleared when the Output Compare Match 3 B Interrupt Vector is executed. Alternatively,
OCF3B can be cleared by writing a logic one to its bit location.
Bit 2 – TOV3: Timer/Counter3, Overflow Flag
The setting of this flag is dependent of the WGM3:0 bits setting. In Normal and CTC modes, the TOV3 flag is set
WGM3:0 bit setting.
TOV3 is automatically cleared when the Timer/Counter3 Overflow Interrupt Vector is executed. Alternatively,
OCF3B can be cleared by writing a logic one to its bit location.
Bit 1 – OCF3C: Timer/Counter3, Output Compare C Match Flag
This flag is set in the timer clock cycle after the counter (TCNT3) value matches the Output Compare Register C
(OCR3C).
Note that a Forced Output Compare (FOC3C) strobe will not set the OCF3C flag.
OCF3C is automatically cleared when the Output Compare Match 3 C Interrupt Vector is executed. Alternatively,
OCF3C can be cleared by writing a logic one to its bit location.
Bit 0 – OCF1C: Timer/Counter1, Output Compare C Match Flag
This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output Compare Register C
(OCR1C).
Note that a Forced Output Compare (FOC1C) strobe will not set the OCF1C flag.
OCF1C is automatically cleared when the Output Compare Match 1 C Interrupt Vector is executed. Alternatively,
OCF1C can be cleared by writing a logic one to its bit location.