- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11784 > MCZ33780EG (Freescale Semiconductor)IC MASTER DUAL DBUS DIFF 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | MCZ33780EG |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 5/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MASTER DUAL DBUS DIFF 16-SOIC |
| 標準包裝： | 47 |
| 系列： | * |
| 應用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 16-SOIC W |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 808 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
13
33780
FUNCTIONAL DESCRIPTIONS
INTRODUCTION
FUNCTIONAL DESCRIPTIONS
INTRODUCTION
The 33780 is intended to be used as a master device in a
distributed system. It contains both protocol generators and
physical interfaces to allow an MCU to communicate with
devices on the bus using only a simple SPI interface. Two
differential busses are provided.
Using a loop-back wire allows operation of the bus in the
presence of an open circuit. This is immediate and no
interruption is caused by the open circuit. The differential
outputs have reduced electromagnetic radiation and
susceptibility.
The equivalent bus capacitance consists of capacitors
connected between the two bus wires and capacitors
between the bus wires and ground. Because the voltage
change on either of the bus wires to ground is only 1/2 the
amount of change between the two bus wires, the
capacitance to ground only conducts half as much current as
it would if connected directly across the bus. The equivalent
bus capacitance of a capacitor to ground from the bus wires
is one half of the actual amount of the capacitor. The amount
of capacitance from either bus wire to ground should be kept
the same in order to achieve the lowest radiated EMI energy.
The 4.7 nF capacitors required between the bus wires and
ground result in an equivalent of 2.35 nF of capacitance
across the bus as seen by either bus wire.
Table 5 shows the voltages used for operation. Low side
(LS) is the bus wire that is the most negative and high side
(HS) is the bus wire that is the most positive. Figure 5 shows
the bus waveforms in normal operation.
FUNCTIONAL PIN DESCRIPTIONS
RESET (RST)
When pulled low, this will reset all internal registers to a
known state as indicated in the section entitled Register and Bit
CHIP SELECT (CS)
This input is used to select the SPI port when pulled to
ground. When high, the SPI signals are ignored. The SPI
transaction is signaled as completed when this signal returns
high.
INTERRUPT (INT)
This output will be asserted ow when an enabled interrupt
condition occurs. It contains an internal current pull-up
source so that it will remain high when not active. The output
is open-drain so that it can be ORed together with other open-
drain outputs so that this IC or any of the others can assert an
interrupt.
MASTER OUT/SLAVE IN (MOSI)
This is the SPI data input to the device. This data is
sampled on the positive (rising) edge of SCLK.
SERIAL CLOCK (SCLK)
This is the clock signal from the SPI master device. It
controls the clocking of data to the device and data read from
the device.
MASTER IN/SLAVE OUT (MISO)
This is the SPI data from the device to the SPI master (the
MCU). Data changes on the negative (falling) transition of the
SCLK.
CLOCK (CLK)
This is the main clock source for the internal logic. It must
be 4.0 MHz.
GROUND (GND)
Ground source for both logic and DBUS return.
POWER SOURCE (VCC)
Logic power source. Nominal value is +5.0 V. This should
be bypassed with a small capacitor to ground (0.01-0.1 F)
LOW-SIDE BUS (DnL)
There are two independent LOW-SIDE outputs, D0L and
D1L They comprise the low-side differential output signal of
Table 5. High-Side and Low-Side Typical Voltages (Voltage Relative to Ground)
Low Side
High Side
IDLE
HIGH
LOW
IDLE
HIGH
LOW
0
Vmid-2.25 (18)
Vmid-0.75 (18)
VSUP
Vmid+2.25 (18)
Vmid+0.75 (18)
Notes
18
Vmid = VSUP/2.
相關PDF資料 |
PDF描述 |
|---|---|
| MC33972ATEW | IC SWITCH DETECT SPI 32-SOIC |
| VI-J5P-IW-F4 | CONVERTER MOD DC/DC 13.8V 100W |
| VI-J5P-IW-F2 | CONVERTER MOD DC/DC 13.8V 100W |
| MCZ33905BD5EK | IC SBC CAN HS 5.0V 54SOIC |
| NCN8024DWR2G | IC SMART CARD IC2 28SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33780EG | 制造商:Freescale Semiconductor 功能描述:DUAL DBUS MASTER INTERFACE 16SOIC |
| MCZ33780EGR2 | 功能描述:多路器開關 IC DBUS MASTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開關數(shù)量:4 開啟電阻（最大值）:7 Ohms 開啟時間（最大值）: 關閉時間（最大值）: 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UQFN-16 |
| MCZ33781EK | 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MCZ33781EKR2 | 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MCZ33784EF | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
發(fā)布緊急采購，3分鐘左右您將得到回復。