- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11784 > MCZ33780EG (Freescale Semiconductor)IC MASTER DUAL DBUS DIFF 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | MCZ33780EG |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 19/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MASTER DUAL DBUS DIFF 16-SOIC |
| 標(biāo)準(zhǔn)包裝： | 47 |
| 系列： | * |
| 應(yīng)用： | * |
| 接口： | * |
| 電源電壓： | * |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC W |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 808 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Analog Integrated Circuit Device Data
26
Freescale Semiconductor
33780
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Figure 22. State Diagram of Transmit FIFO
From TX_NOT_EMPTY, several things can happen.
Additional values can be pushed into the FIFO if the push
pointer is the same as the pop pointer minus one. This push
fills the FIFO so the state advances to TX_FULL. Each time
a new data value is pushed into the FIFO, the push pointer is
incriminated. From TX_NOT_EMPTY, values may also be
popped from the FIFO, freeing a stage for additional data. If
the pop pointer is the same as the push pointer minus one,
the pop removes the last value in the FIFO, so
X_FIFO_EMPTY is set to true and the state changes back to
TX_IDLE. Each time a value is popped, the pop pointer is
incremental.
When the transmit FIFO is full, no additional data can be
written into the FIFO, so no new push requests will be
generated. From TX_FULL, the only valid change is caused
by a pop, which causes the pop pointer to increment and the
state goes back to TX_NOT_EMPTY. (Of course reset, abort,
or disable could cause the state to asynchronously change to
the TX_IDLE state.)
Figure 23 describes the operation of the receive FIFO.
State transitions in this state machine occur at the trailing
edges of R_FIFO_PUSH and R_FIFO_POP. The receive
FIFO is four levels deep, including the stage which receives
serial data from the current DBUS transfer and the stage
that is accessible for SPI reads. In order to assure coherence
of data and status, each FIFO stage includes an extra bit for
the CRC error status for each received data word. Also for
coherency, the DBUS transfer state machine imposes a
delay at the end of a DBUS transfer to assure that the CRC
status is stable before issuing the R_FIFO_PUSH request.
The RX_IDLE state is asynchronously entered at system
reset, when the enable bit goes low, or when there is an
abort.
During normal operation of the receive FIFO, values are
pushed into the FIFO from the DBUS serial interface, causing
the push pointer to increment. After the SPI has read a data
word, the receive FIFO is popped, which makes the location
available for additional data from the DBUS interface (it is the
user's responsibility to read status and data within the same
burst to assure coherence). The RX_NOT_EMPTY state is
active as long as there is some data in the FIFO.
The RX_FULL state is entered when enough data has
been pushed into the FIFO from the DBUS interface to cause
the push pointer to catch up to the pop pointer. Since it is not
possible to introduce another DBUS serial character without
reading (pop) the receive FIFO, it is not possible to overflow
the receive FIFO.
TX_IDLE
TX_NOT_EMPTY
TX_FULL
~EN or ABORT or RSTB ACTIVE/
X_PUSH_PTR = 0;
X_POP_PTR = 0;
X_FIFO_EMPTY = TRUE;
X_FIFO_POP & X_POP_PTR = X_PUSH_PTR-1/
X_POP_PTR = X_POP_PTR+1;
X_FIFO_EMPTY = TRUE;
X_FIFO_POP & X_POP_PTR != X_PUSH_PTR-1/
X_POP_PTR = X_POP_PTR+1;
X_FIFO_POP/
X_FIFO_POP = X_FIFO_POP+1;
X_FIFO_PUSH & X_PUSH_PTR = X_POP_PTR-1/
X_PUSH_PTR = X_PUSH_PTR+1;
X_FIFO_PUSH & X_PUSHPTR != X_POP_PTR-1
X_PUSH_PTR = X_PUSH_PTR+1;
X_FIFO_PUSH/
X_PUSH_PTR = X_PUSH_PTR+1;
X_FIFO_EMPTY = FALSE;
STATE TRANSISTIONS OCCUR
ON NEG EDGES OF X_FIFO_PUSH
AND X_FIFO_POP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC33972ATEW | IC SWITCH DETECT SPI 32-SOIC |
| VI-J5P-IW-F4 | CONVERTER MOD DC/DC 13.8V 100W |
| VI-J5P-IW-F2 | CONVERTER MOD DC/DC 13.8V 100W |
| MCZ33905BD5EK | IC SBC CAN HS 5.0V 54SOIC |
| NCN8024DWR2G | IC SMART CARD IC2 28SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33780EG | 制造商:Freescale Semiconductor 功能描述:DUAL DBUS MASTER INTERFACE 16SOIC |
| MCZ33780EGR2 | 功能描述:多路器開關(guān) IC DBUS MASTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開關(guān)數(shù)量:4 開啟電阻（最大值）:7 Ohms 開啟時間（最大值）: 關(guān)閉時間（最大值）: 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UQFN-16 |
| MCZ33781EK | 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MCZ33781EKR2 | 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MCZ33784EF | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。