參數(shù)資料
型號(hào): MCP4725A1T-E/CH
元件分類(lèi): DAC
英文描述: SERIAL INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, PDSO6
封裝: PLASTIC, SOT-23, 6 PIN
文件頁(yè)數(shù): 8/50頁(yè)
文件大小: 1494K
代理商: MCP4725A1T-E/CH
MCP4725
DS22039D-page 16
2009 Microchip Technology Inc.
FIGURE 4-2:
DNL Accuracy.
4.5
Offset Error
Offset error (Figure 4-3) is the deviation from zero volt-
age output when the digital input code is zero. This
error affects all codes by the same amount. In the
MCP4725, the offset error is not trimmed at the factory.
However, it can be calibrated by software in application
circuits.
FIGURE 4-3:
Offset Error.
4.6
Gain Error
Gain error (see Figure 4-4) is the difference between
the actual full scale output voltage from the ideal output
voltage on the transfer curve. The gain error is
calculated after nullifying the offset error, or full scale
error minus the offset error.
The gain error indicates how well the slope of the actual
transfer function matches the slope of the ideal transfer
function. The gain error is usually expressed as percent
of full scale range (% of FSR) or in LSB.
In the MCP4725, the gain error is not calibrated at the
factory and most of the gain error is contributed by the
output op amp saturation near the code range beyond
4000. For the applications which need the gain error
specification less than 1% maximum, the user may
consider using the DAC code range between 100 and
4000 instead of using full code range (code 0 to 4095).
The DAC output of the code range between 100 and
4000 is much linear than full scale range (0 to 4095).
The gain error can be calibrated by software in
applications.
4.7
Full Scale Error (FSE)
Full scale error (Figure 4-4) is the sum of offset error
plus gain error. It is the difference between the ideal
and measured DAC output voltage with all bits set to
one (DAC input code = FFFh).
EQUATION 4-4:
FIGURE 4-4:
Gain Error and Full Scale
Error.
4.8
Gain Error Drift
Gain error drift is the variation in gain error due to a
change in ambient temperature. The gain error drift is
typically expressed in ppm/oC.
010
001
000
Analog
Output
(LSB)
DAC Input Code
011
111
100 101
1
2
3
4
5
6
0
7
DNL = 2LSB
DNL = 0.5 LSB
110
Ideal Transfer Function
Actual Transfer Function
Analog
Output
Ideal Transfer Function
Actual Transfer Function
DAC Input Code
0
Offset
Error
FSE
V
OUT
V
Ideal
()
LSB
---------------------------------------
=
Where:
VIdeal
=(VREF) (1 - 2-n) - VOFFSET
VREF
=
The reference voltage.
VREF = VDD in the MCP4725
Analog
Output
Actual Transfer Function
DAC Input Code
0
Gain Error
Ideal Transfer Function
after Offset Error Removed
Full Scale
Error
相關(guān)PDF資料
PDF描述
MCP9803-M/MSG DIGITAL TEMP SENSOR-SERIAL, 12BIT(s), 3Cel, SQUARE, SURFACE MOUNT
MCT276-G 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER
MCT272-G 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER
MCT2ESV-M 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER
MCT2TV-M 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP4725A2T-E/CH 功能描述:數(shù)模轉(zhuǎn)換器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MCP4725A2T-E/CH-CUT TAPE 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6
MCP4725A3T-E/CH 功能描述:數(shù)模轉(zhuǎn)換器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MCP4725A3T-E/CH-CUT TAPE 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6
MCP4725DM-PTPLS 功能描述:子卡和OEM板 MCP4725 DAC PICTail Plus Daughter Board RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit