- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299475 > MCP4725A1T-E/CH SERIAL INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, PDSO6 PDF資料下載
參數(shù)資料
| 型號： | MCP4725A1T-E/CH |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, PDSO6 |
| 封裝： | PLASTIC, SOT-23, 6 PIN |
| 文件頁數(shù)： | 7/50頁 |
| 文件大?。?/td> | 1494K |
| 代理商： | MCP4725A1T-E/CH |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
2009 Microchip Technology Inc.
DS22039D-page 15
MCP4725
4.0
TERMINOLOGY
4.1
Resolution
The resolution is the number of DAC output states that
divide the full scale range. For the 12-bit DAC, the
resolution is 212 or the DAC code ranges from 0 to
4095.
4.2
LSB
The least significant bit or the ideal voltage difference
between two successive codes.
EQUATION 4-1:
4.3
Integral Nonlinearity (INL) or
Relative Accuracy
INL error is the maximum deviation between an actual
code transition point and its corresponding ideal
transition point (straight line). Figure 2-5 shows the INL
curve of the MCP4725. The end-point method is used
for the calculation. The INL error at a given input DAC
code is calculated as:
EQUATION 4-2:
FIGURE 4-1:
INL Accuracy.
4.4
Differential Nonlinearity (DNL)
Differential nonlinearity error (Figure 4-2) is the
measure of step size between codes in actual transfer
function. The ideal step size between codes is 1 LSB.
A DNL error of zero would imply that every code is
exactly 1 LSB wide. If the DNL error is less than 1 LSB,
the DAC guarantees monotonic output and no missing
codes. The DNL error between any two adjacent codes
is calculated as follows:
EQUATION 4-3:
LSB
Ideal
V
REF
2
n
-------------
V
Full Scale
V
Zero Scale
–
()
2
n
1
–
------------------------------------------------------------------
=
Where:
VREF
=
The reference voltage = VDD in the
MCP4725. This VREF is the ideal
full scale voltage range
n
=
The number of digital input bits.
(n = 12 for MCP4725)
INL
V
OUT
V
Ideal
–
()
LSB
---------------------------------------
=
Where:
VIdeal
=
Code*LSB
VOUT
=
The output voltage measured at
the given input code
010
001
000
Analog
Output
(LSB)
DAC Input Code
011
111
100 101
1
2
3
4
5
6
0
7
110
Ideal Transfer Function
Actual Transfer Function
INL = < -1 LSB
INL = 0.5 LSB
INL = - 1 LSB
DNL
ΔV
OUT
LSB
–
LSB
----------------------------------
=
Where:
ΔVOUT
=
The measured DAC output
voltage difference between two
adjacent input codes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP9803-M/MSG | DIGITAL TEMP SENSOR-SERIAL, 12BIT(s), 3Cel, SQUARE, SURFACE MOUNT |
| MCT276-G | 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER |
| MCT272-G | 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER |
| MCT2ESV-M | 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER |
| MCT2TV-M | 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP4725A2T-E/CH | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MCP4725A2T-E/CH-CUT TAPE | 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6 |
| MCP4725A3T-E/CH | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MCP4725A3T-E/CH-CUT TAPE | 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6 |
| MCP4725DM-PTPLS | 功能描述:子卡和OEM板 MCP4725 DAC PICTail Plus Daughter Board RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。