參數(shù)資料
型號(hào)： MCIMX31VMN5CR2
廠商： FREESCALE SEMICONDUCTOR INC
元件分類(lèi)： 微控制器/微處理器
英文描述： 532 MHz, MICROPROCESSOR, PBGA473
封裝： 19 X 19 MM, 0.80 MM PITCH, ROHS COMPLIANT, MAPBGA-473
文件頁(yè)數(shù)： 98/122頁(yè)
文件大?。?/td> 1418K
代理商： MCIMX31VMN5CR2
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Electrical Characteristics
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
Freescale Semiconductor
77
IP36 Controls hold time for write
Tdchw
Tdicpw–Tdicdw–1.5
Tdicpw–Tdicdw
—
ns
IP37 Slave device data delay8
Tracc
0
—
Tdrp9–Tlbd10–Tdicur–1.5
ns
IP38 Slave device data hold time8
Troh
Tdrp–Tlbd–Tdicdr+1.5
—
Tdicpr–Tdicdr–1.5
ns
IP39 Write data setup time
Tds
Tdicdw–1.5
Tdicdw
—
ns
IP40 Write data hold time
Tdh
Tdicpw–Tdicdw–1.5
Tdicpw–Tdicdw
—
ns
IP41 Read period2
Tdicpr
Tdicpr–1.5
Tdicpr
Tdicpr+1.5
ns
IP42 Write period3
Tdicpw
Tdicpw–1.5
Tdicpw
Tdicpw+1.5
ns
IP43 Read down time4
Tdicdr
Tdicdr–1.5
Tdicdr
Tdicdr+1.5
ns
IP44 Read up time5
Tdicur
Tdicur–1.5
Tdicur
Tdicur+1.5
ns
IP45 Write down time6
Tdicdw
Tdicdw–1.5
Tdicdw
Tdicdw+1.5
ns
IP46 Write up time7
Tdicuw
Tdicuw–1.5
Tdicuw
Tdicuw+1.5
ns
IP47 Read time point9
Tdrp
Tdrp–1.5
Tdrp
Tdrp+1.5
ns
1The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These
conditions may be device specific.
2 Display interface clock period value for read:
3 Display interface clock period value for write:
4 Display interface clock down time for read:
5 Display interface clock up time for read:
6 Display interface clock down time for write:
7 Display interface clock up time for write:
8 This parameter is a requirement to the display connected to the IPU
9 Data read point
10 Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a
device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.
Table 50. Asynchronous Parallel Interface Timing Parameters—Access Level (continued)
ID
Parameter
Symbol
Min.
Typ.1
Max.
Units
Tdicpr
T
HSP_CLK
ceil
DISP#_IF_CLK_PER_RD
HSP_CLK_PERIOD
----------------------------------------------------------------
=
Tdicpw
T
HSP_CLK
ceil
DISP#_IF_CLK_PER_WR
HSP_CLK_PERIOD
------------------------------------------------------------------
=
Tdicdr
1
2
--- T
HSP_CLK
ceil
2 DISP#_IF_CLK_DOWN_RD
HSP_CLK_PERIOD
-------------------------------------------------------------------------------
=
Tdicur
1
2
--- T
HSP_CLK
ceil
2 DISP#_IF_CLK_UP_RD
HSP_CLK_PERIOD
--------------------------------------------------------------------
=
Tdicdw
1
2
--- T
HSP_CLK
ceil
2 DISP#_IF_CLK_DOWN_WR
HSP_CLK_PERIOD
---------------------------------------------------------------------------------
=
Tdicuw
1
2
--- T
HSP_CLK
ceil
2 DISP#_IF_CLK_UP_WR
HSP_CLK_PERIOD
----------------------------------------------------------------------
=
Tdrp
T
HSP_CLK
ceil
DISP#_READ_EN
HSP_CLK_PERIOD
--------------------------------------------------
=
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
i.MX31
Product
Family
相關(guān)PDF資料
PDF描述
MB95F108ANSPMC1 16-BIT, FLASH, 16.25 MHz, RISC MICROCONTROLLER, PQFP64
MB89PV530-201CF MICROCONTROLLER, CQFP64
MC9S08AC96CFGE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP44
MPC8572CVTATLB 32-BIT, 1200 MHz, MICROPROCESSOR, PBGA1023
MPC8572ECPXAVLB 32-BIT, 1500 MHz, MICROPROCESSOR, PBGA1023
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCIMX31WPDK 功能描述:開(kāi)發(fā)板和工具包 - ARM I.MX31 WINCE PDK RoHS:否 制造商:Arduino 產(chǎn)品:Development Boards 工具用于評(píng)估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口類(lèi)型:DAC, ICSP, JTAG, UART, USB 工作電源電壓:3.3 V
MCIMX32LVK5 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Bulk
MCIMX32VK5 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Tape and Reel
MCIMX32VK5R2 制造商:Freescale Semiconductor 功能描述:MX32 14X14 - Tape and Reel
MCIMX35 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Multimedia Applications Processor for Automotive Products
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*