
Functional Description and Application Information
i.MX27 Data Sheet, Advance Information, Rev. 0.1
Freescale Semiconductor
Preliminary—Subject to Change Without Notice
21
The prescaler converts the incoming crystal reference clock to a 1 Hz signal, which is used to increment
the seconds, minutes, hours, and days TOD counters. The alarm functions, when enabled, generate RTC
interrupts when the TOD settings reach programmed values. The sampling timer generates
fixed-frequency interrupts, and the minute stopwatch allows for efficient interrupts on very small
boundaries.
2.3.29
Run-TIme Integrity Checker (RTIC)
The Run-Time Integrity Checker (RTIC) is one of the security components in the i.MX27 processor. Its
purpose is to ensure the integrity of the peripheral memory contents and assist with boot authentication.
The RTIC has the ability to verify the memory contents during system boot and during run-time execution.
If the memory contents at runtime fail to match the hash signature, an error in the security monitor is
triggered.
The RTIC provides SHA-1 message authentication and receives input via the DMA (AMBA-AHB Lite
bus master) interface. It uses segmented data gathering to support non-contiguous data blocks in memory
(up to two segments per block) and works during and with High Assurance Boot (HAB) process. It
provides Secure-scan DFT security and support for up to four independent memory blocks. The RTIC has
both a Programmable DMA bus duty cycle timer and its own watchdog timer.
The RTIC operates in two primary modes:
One-time hash mode—One-time hash mode is used during HAB for code authentication or
one-time integrity checking, during which it stores the hash result internally and signals the
ARM926 using an interrupt.
Continuous-hash mode—In continuous-hash mode, the RTIC is used continuously to verify
integrity of memory contents by checking re-generated hash against internally stored values and
interrupts host only if error occurs.
2.3.30
Symmetric/Asymmetric Hashing and Random Accelerator
(SAHARA2)
SAHARA2 is a security co-processor, it implements encryption algorithms (AES, DES, and 3DES),
hashing algorithms (MD5, SHA-1, SHA_224, and SHA-256), stream cipher algorithm (ARC4), and a
hardware random number generator.
SAHARA2 offer features:
AES encryption/decryption
— ECB, CBC, CTR, and CRM modes
— 128-bit key
DES/3DES
— EBC, CBC, and CTR modes
— 56-bit key with parity (DES)
— 112-bit or 168-bit key with parity (3DES)
ARC4 (RC4-compatible cipher)