參數(shù)資料
型號: MC92604VM
廠商: Freescale Semiconductor
文件頁數(shù): 5/16頁
文件大?。?/td> 0K
描述: IC ETH TXRX DUAL GIG 196-MAPBGA
標(biāo)準(zhǔn)包裝: 630
類型: 收發(fā)器
驅(qū)動器/接收器數(shù): 2/2
規(guī)程: 千兆位以太網(wǎng)
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
封裝/外殼: 196-LBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤
MOTOROLA
MC92603 Quad and MC92604 Dual Gigabit Ethernet Transceivers
13
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
GMII Interface
GMII Mode is enabled by setting the TBIE input low and COMPAT input high. When in this mode the
receiver should be connected to a standard Gigabit Ethernet MAC as shown in Table 9.
Initially the receiver must attain byte alignment through the detection of 4 COMMA code groups with the
same alignment as explained previously. Next the receiver must attain stream alignment per Figure 36-9 of
‘IEEE Std 802.3-2002.’
The RECV_x_ERR output remains high until both alignments are attained.
The receiver will now search for a Start_of_Packet code group (/S/). Upon the detection of a Start_of_Packet
the receiver will replace that code group with a preamble code group (55 hex) and present this data on the
receiver data output RECV_x_7 through RECV_x_0 as the RECV_x_DV output is raised. This is per
Figures 36-7a and 36-7b of ‘IEEE Std 802.3-2002.’
Data will continue to be presented on the data outputs and the RECV_x_DV output will remain high until
an End_of_Packet code group (/T/) is received. At this point the RECV_x_DV output will lowered and
remain low until the next Start_of_Packet is received. When the End_of_Packet code group (/T/) is received
the RECV_x_DV output will lowered after the previous data code group is presented on the receiver data
interface (RECV_x_7 through RECV_x_0).
TBI Interface
TBI Mode is enabled by setting the TBIE and COMPAT inputs high. When in this mode, the MC92603 will
conform to the IEEE Std 802.3-2002 TBI interface signals and protocol. The complete TBI connection to
a standard Ethernet MAC is show in
Table 9. GMII Connection to Standard Ethernet MAC
IEEE 802.3_2002 Signal
Name
Function
Direction
(relative to GEt)
GEt Port Name
GTX_CLK
Transmit Clock
Input
XMIT_x_CLK
TX_EN
Transmit Enable
Input
XMIT_x_ENABLE
TX_ER
Force Error on Transmitted Byte
Input
XMIT_x_ERR
TXD<7:0>
Transmit Data
Input
XMIT_x_[7:0]
RX_CLK
Receive Clock
Output
RECV_x_CLK
RXD<7:0>
Receive Data
Output
RECV_x_[7:0]
RX_ER
Receiver has detected an error
Output
RECV_x_ERR
RX_DV
Receiver has detected data
Output
RECV_x_DV
MDC
Management Data Clock
Input
MD_CLK
MDIO
Management Data Input/Output
Bidirectional
MD_DATA
The following inputs must be externally pulled up/down as indicated
Pull Up
Management Interface Enable
Input
MD_ENABLE
Variable (PUP/PUD)
MDIO PHY Address
Input
MD_ADR[4:2]
Pull Down
Disable unused Transmitter Input
Input
XMIT_x_K
Pull Down
Conguration Input - put in 8 bit mode
Input
TBIE
Pull Up
Conguration Input - put in
synchronized mode
Input
BSYNC
Pull Down
Conguration Input - disable word
alignment
Input
WSYNC1 & WSYNC0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
MCP3901A0T-E/SS IC ENERGY METER AFE 2CH 20-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
MC92610 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC928G 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC929F 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: