參數(shù)資料
型號(hào): MC8610VT800GB
廠商: Freescale Semiconductor
文件頁數(shù): 71/96頁
文件大?。?/td> 0K
描述: MPU E600 CORE 800MHZ 783-PBGA
標(biāo)準(zhǔn)包裝: 36
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 800MHz
電壓: 1V
安裝類型: 表面貼裝
封裝/外殼: 783-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 783-FCPBGA(29x29)
包裝: 托盤
Hardware Design Considerations
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
73
3.1.1
Clock Ranges
Table 53 provides the clocking specifications for the processor core.
Table 54 provides the clocking specifications for the memory bus.
Table 55 provides the clocking specifications for the local bus.
Table 53. Processor Core Clocking Specifications
Characteristic
Maximum Processor Core Frequency
Unit
Notes
800 MHz
1066 MHz
1333 MHz
Min
Max
Min
Max
Min
Max
e600 core processor frequency
666
800
666
1066
666
1333
MHz
1, 2, 3
Notes:
1. Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting
SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum
MPX/Platform Clock PLL Ratio,for ratio settings.
2. The minimum e600 core frequency is based on the minimum platform clock frequency of 333 MHz.
3. The reset config pin cfg_core_speed must be pulled low if the core frequency is 800 MHz or below.
Table 54. Memory Bus Clocking Specifications
Characteristic
Maximum Processor Core
Frequency
Unit
Notes
800, 1066, 1333 MHz
Min
Max
Memory bus clock frequency
166
266
MHz
1, 2
Notes:
1. Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting
SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum
operating frequencies. Refer to Section 3.1.2, “Platform/MPX to SYSCLK PLL Ratio.
2. The memory bus clock speed is half the DDR/DDR2 data rate, hence, half the MPX clock frequency.
Table 55. Local Bus Clocking Specifications
Characteristic
Maximum Processor Core
Frequency
Unit
Notes
800, 1066, 1333 MHz
Min
Max
Local bus clock speed
22
133
MHz
1
Note:
1. The local bus clock speed on LCLK[0:2] is determined by the MPX clock divided by the local bus ratio programmed in
LCRR[CLKDIV]. Refer to the
MPC8610 Integrated Host Processor Reference Manual, for more information.
相關(guān)PDF資料
PDF描述
MPC8536CVTANGA MPU POWERQUICC III 783FCPBGA
MPC755CVT350LE MCU HIP4DP 350MHZ 360-PBGA
MPC755CRX350LE MCU HIP4DP 350MHZ 360-CBGA
MPC755CPX350LE MCU HIP4DP 350MHZ 360-PBGA
MPC755BVT350LE MCU HIP4DP 350MHZ 360-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC8610VT800GZ 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8610 Integrated Host Processor Hardware Specifications
MC8610VT800J 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC861P 制造商:Motorola Inc 功能描述: 制造商:Texas Instruments 功能描述:
MC862 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS
MC862L 制造商:Motorola Inc 功能描述: