- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382635 > TMS320C241PGS 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320C241PGS |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 16-Bit Digital Signal Processor |
| 中文描述： | 16位數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 57/116頁(yè) |
| 文件大小： | 1485K |
| 代理商： | TMS320C241PGS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
57
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
CAN memory map (continued)
Table 17. Register Addresses
ADDRESS
OFFSET
NAME
DESCRIPTION
00h
MDER
Mailbox Direction/Enable Register (bits 7 to 0)
01h
TCR
Transmission Control Register (bits 15 to 0)
02h
RCR
Receive Control Register (bits 15 to 0)
03h
MCR
Master Control Register (bits 13 to 6, 1, 0)
04h
BCR2
Bit Configuration Register 2 (bits 7 to 0)
05h
BCR1
Bit Configuration Register 1 (bits 10 to 0)
06h
ESR
Error Status Register (bits 8 to 0)
07h
GSR
Global Status Register (bits 5 to 0)
08h
CEC
Transmit and Receive Error Counters (bits 15 to 0)
09h
CAN_IFR
Interrupt Flag Register (bits 13 to 8, 6 to 0)
0Ah
CAN_IMR
Interrupt Mask Register (bits 15, 13 to 0)
0Bh
LAM0_H
Local Acceptance Mask Mailbox 0 and 1 (bits 31, 28 to 16)
0Ch
LAM0_L
Local Acceptance Mask Mailbox 0 and 1 (bits 15 to 0)
0Dh
LAM1_H
Local Acceptance Mask Mailbox 2 and 3 (bits 31, 28 to 16)
0Eh
LAM1_L
Local Acceptance Mask Mailbox 2 and 3 (bits 15 to 0)
0Fh
Reserved
Accesses assert the CAADDRx signal from the CAN peripheral (which asserts an Illegal Address error)
All unimplemented register bits are read as zero, writes have no effect. Register bits are initialized to zero, unless otherwise stated in the definition.
The mailboxes are situated in one 24 x 32 RAM with 16-bit access. It can be written to or read by the CPU or
the CAN. The CAN write or read access, as well as the CPU read access, needs one clock cycle. The CPU write
access needs two clock cycles. In these two clock cycles, the CAN performs a read-modify-write cycle and,
therefore, inserts one wait state for the CPU.
Address bit 0 of the address bus used when accessing the RAM decides if the lower (0) or the higher (1)
16-bit word of the 32-bit word is taken. The RAM location is determined by the upper bits 5 to 1 of the address
bus.
The enable signals for the RAM (EZ and GZ) are always active low.
Table 18 shows the mailbox locations in RAM. One half-word has 16 bits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320F241FNQ | 16-Bit Digital Signal Processor |
| TMS320F241PGQ | 16-Bit Digital Signal Processor |
| TMS320F243PGEQ | 16-Bit Digital Signal Processor |
| TMS320F243PGES | 16-Bit Digital Signal Processor |
| TMS320C3X | 32-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C242 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER |
| TMS320C242FN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER |
| TMS320C242FNA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C242FNS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C242PG | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。