參數(shù)資料
型號(hào): MC68LC060RC66
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 81/128頁(yè)
文件大?。?/td> 0K
描述: IC MPU 32BIT 66MHZ 206-PGA
標(biāo)準(zhǔn)包裝: 10
系列: M680x0
處理器類型: M680x0 32-位
速度: 66MHz
電壓: 3.3V
安裝類型: 通孔
封裝/外殼: 206-BEPGA
供應(yīng)商設(shè)備封裝: 206-PGA(47.25x47.25)
包裝: 托盤
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Signal Description
2-10
M68060 USER’S MANUAL
MOTOROLA
to rerun the current bus cycle. The assertion of TRA on any transfer other than the first trans-
fer is ignored. The assertion of TRA has precedence over TA, but does not have precedence
over TEA.
If the MC68060 processor is to be used with MC68040-style acknowledge termination, then
TRA must be held negated. In this case, TEA does not have precedence over TA and the
slave must assert both TEA and TA on the first transfer of a bus cycle to cause a retry of the
current bus cycle. The assertion of TEA and TA on any transfer other than the first will be
interpreted by the MC68060 as if only TEA had been asserted, which immediately termi-
nates the bus cycle with a bus error indication.
2.5.3 Transfer Error Acknowledge (TEA)
The current slave asserts this input signal to indicate an error condition for the current trans-
fer to immediately terminate the bus cycle. The assertion of TEA has precedence over TRA
and TA for native-MC68060-style acknowledgment termination.
For MC68040-style acknowledge termination, TEA must be asserted with TA negated to
cause the current bus cycle to immediately terminate with a bus error indication. For
MC68040-style acknowledge termination, TRA must be held negated.
2.5.4 Transfer Burst Inhibit (TBI)
This input signal indicates to the processor that the device cannot support burst mode
accesses and that the requested line transfer cycle should be divided into individual long-
word bus cycles. Asserting TBI with TA terminates the first data transfer of a line access,
causing the processor to terminate the burst bus cycle and access the remaining data for
the line as three successive long-word transfer cycles.
2.5.5 Transfer Cache Inhibit (TCI)
This input signal inhibits line read data from being loaded into the MC68060 instruction or
data caches. TCI is ignored during all writes and after the first data transfer for both burst
line reads and burst-inhibited line reads. TCI is also ignored during all alternate bus master
transfers.
2.6 SNOOP CONTROL (SNOOP)
This input signal controls the operation of the MC68060 internal snoop logic. The MC68060
examines SNOOP when TS is asserted by an alternate master controlling the bus. If snoop-
ing is disabled (i.e., SNOOP negated) during the clock when TS is asserted, the MC68060
will not snoop the bus transaction. If snooping is enabled (i.e., SNOOP asserted) during the
clock when TS is asserted, the MC68060 will snoop the access and invalidate matching
cache lines for either read or write bus cycles without any external indication that a cache
entry has been invalidated upon cache snoop hits.
Section 5 Caches provides information about the relationship of SNOOP to the caches,
and Section 7 Bus Operation discusses the relationship of SNOOP to bus operation.
相關(guān)PDF資料
PDF描述
MC68LC060ZU75 IC MPU 32BIT 68K 75MHZ 304-TBGA
MC68M360ZQ25VLR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CZQ25L IC MPU QUICC 25MHZ 357-PBGA
MC68P11E1CFNE2R IC MCU 8BIT 52-PLCC
MC68SEC000AA16R2 IC MPU 32BIT 16 MHZ 64-QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68LC060RC75 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC060ZU50 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC060ZU66 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC060ZU75 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC302AF16CT 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 68K INTGR COM PROC, DMA RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT