- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45206 > MC56603AGC60 (FREESCALE SEMICONDUCTOR INC) 24-BIT, 60 MHz, OTHER DSP, PBGA144 PDF資料下載
參數(shù)資料
| 型號： | MC56603AGC60 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 24-BIT, 60 MHz, OTHER DSP, PBGA144 |
| 封裝： | PLASTIC, BGA-144 |
| 文件頁數(shù)： | 6/97頁 |
| 文件大?。?/td> | 1080K |
| 代理商： | MC56603AGC60 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
1-8
DSP56603A Technical Data Sheet
MOTOROLA
DSP56603A
External Memory Interface (Port A)
EXTERNAL MEMORY INTERFACE (PORT A)
Table 1-6
External Memory Interface (Port A) Signals
Signal
Name
Signal Type
State
During
Reset
Signal Description
A0A15
Output
Set
according
to chip
operating
mode*
Address Bus
These active high outputs specify the address for
external program memory accesses. To minimize power
dissipation, A0A15 do not change state when external memory
spaces are not being accessed.
D0D23
Bi-directional Tri-stated Data BusThese active high, bidirectional input/outputs
provide the bi-directional data bus for external program
memory accesses. D0D23 are tri-stated when no external bus
activity occurs.
MCS
Output
Pulled
high
internally
Memory Chip Select
This signal is an active low output, and
is asserted when an external memory access occurs.
RD
Output
Pulled
high
internally
Read Enable
This signal is an active low output. RD is
asserted to read external memory on the data bus (D0D23).
WR
Output
Pulled
high
internally
Write Enable
This signal is an active low output. WR is
asserted to write external memory on the data bus (D0D23).
AT
Output
Pulled
high
internally
Address Tracing
This signal is an active low output. AT is
asserted (for half of a clock cycle) whenever a new address is
driven on the address bus (A0A15) in the Program Address
Tracing mode. The new address is either a reflection of internal
fetch or internal program space move instruction or an external
address driven for an external access.
Note:
*The A0A15 pins are asserted according to the selected chip operating mode, as determined by the
values on the MODAMODD pins. Each mode has a different reset address. A0A15 are latched to the
value of that reset address minus 1. For example, if the reset address for a selected operating mode is
$0800, the address bus is asserted to $07FF.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC56F8014MFAE | 0-BIT, 8 MHz, OTHER DSP, PQFP32 |
| MC56F8014VFAE | 0-BIT, 8 MHz, OTHER DSP, PQFP32 |
| MC56F8037VLH | 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| MC56F8145VFG | 4-BIT, 120 MHz, OTHER DSP, PQFP128 |
| MC56F8146VFVE | 16-BIT, 120 MHz, OTHER DSP, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC56F8000RM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| MC56F8002 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller |
| MC56F8002VWL | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSC 28SOIC 12K Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| MC56F8002VWL | 制造商:Freescale Semiconductor 功能描述:IC DSC 16BIT 12KB 32MHZ 3.6V SOIC-28 |
| MC56F8006 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Digital Signal Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。