參數(shù)資料
型號(hào)： MC-424LFG641
廠商： NEC Corp.
英文描述： 64 bits dynamic RAM modules(64 位動(dòng)態(tài)RAM 模塊)
中文描述： 64位動(dòng)態(tài)RAM模塊（64位動(dòng)態(tài)內(nèi)存模塊）
文件頁(yè)數(shù)： 18/44頁(yè)
文件大?。?/td> 368K
代理商： MC-424LFG641
18
MC-424LFG641
[ MC-424LFG641FW ]
Parameter
Symbol
t
RAC
= 50 ns
t
RAC
= 60 ns
Unit
Notes
MIN.
MAX.
MIN.
MAX.
Read / Write cycle time
t
HPC
20
25
ns
1
/RAS pulse width
t
RASP
50
125,000
60
125,000
ns
/CAS pulse width
t
HCAS
8
10,000
10
10,000
ns
/CAS precharge time
t
CP
7
10
ns
Access time from /CAS precharge
t
ACP
30
35
ns
/CAS precharge to /WE delay time
t
CPWD
41
52
ns
2
/RAS hold time from /CAS precharge
t
RHCP
30
35
ns
Read modify write cycle time
t
HPRWC
52
66
ns
Data output hold time
t
DHC
5
5
ns
/OE to /CAS hold time
t
OCH
5
5
ns
3
/OE precharge time
t
OEP
5
5
ns
Output buffer turn-off delay from /WE
t
WEZ
0
10
0
13
ns
4,5
/WE pulse width
t
WPZ
7
10
ns
5
Output buffer turn-off delay from /RAS
t
OFR
0
10
0
13
ns
4,5
Output buffer turn-off delay from /CAS
t
OFC
0
10
0
13
ns
4,5
Notes 1.
t
HPC (MIN.)
is applied to /CAS access.
2.
If t
WCS
≥
t
WCS (MIN.)
, the cycle is an early write cycle and the data out will remain Hi-Z through the entire
cycle. If t
RWD
≥
t
RWD (MIN.)
, t
CWD
≥
t
CWD (MIN.)
, t
AWD
≥
t
AWD (MIN.)
and t
CPWD
≥
t
CPWD (MIN.)
, the cycle is a read modify
write cycle and the data out will contain data read from the selected cell. If neither of the above conditions
is met, the state of the data out is indeterminate.
3.
/WE : inactive (in read cycle)
/CAS : inactive, /OE : active ...... t
CHO
is effective.
/CAS, /OE : active ...... t
OCH
is effective.
4.
t
OFC (MAX.)
, t
OFR (MAX.)
and t
WEZ (MAX.)
define the time when the output achieves the conditions of Hi-Z and is
not referenced to V
OH
or V
OL
.
5.
To make DQs to Hi-Z in read cycle, it is necessary to control /RAS, /CAS, /WE, /OE as follows. The effective
specification depends on state of each signal.
(1) Both /RAS and /CAS are inactive (at the end of the read cycle)
/WE : inactive, /OE : active
t
OFC
is effective when /RAS is inactivated before /CAS is inactivated.
t
OFR
is effective when /CAS is inactivated before /RAS is inactivated.
The slower of t
OFC
and t
OFR
becomes effective.
(2) Both /RAS and /CAS are active or either /RAS or /CAS is active (in read cycle)
/WE, /OE : inactive ...... t
OEZ
is effective.
Both /RAS and /CAS are inactive or /RAS is active and /CAS is inactive (at the end of read cycle)
/WE, /OE : active and either t
RRH
or t
RCH
must be met ...... t
WEZ
and t
WPZ
are effective.
The faster of t
OEZ
and t
WEZ
becomes effective.
The faster of (1) and (2) becomes effective.
相關(guān)PDF資料
PDF描述
MC-428LFC72 3.3 V Operation 4M-Word By 64-Bit Dynamic RAM Module(工作電壓為3.3V的動(dòng)態(tài)RAM模塊)
MC-428LFF721 3.3 V Operation 16M-Word By 72-Bit Dynamic RAM Module(工作電壓為3.3V的動(dòng)態(tài)RAM模塊)
MC-428LFG641 3.3 V Operation 8M-Word By 72-Bit Dynamic RAM Module(工作電壓為3.3V的DRAM模塊)
MC-428LFH641 3.3 V Operation 8M-Word By 72-Bit Dynamic RAM Module(工作電壓為3.3V的DRAM模塊)
MC-42S4LFG64S 3.3 V Operation 16M-Word By 65-Bit Dynamic RAM Module(工作電壓為3.3V的動(dòng)態(tài)RAM模塊)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC424P 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC425D 制造商:Thomas & Betts 功能描述:MC425D MALE INSERT,CRIMP 制造商:Thomas & Betts 功能描述:MALE INSERT,CRIMP
MC428P 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC42B505J 制造商:ELE 功能描述:AF550X050 ELECT'CUBE MOLDED
MC42S8LFF64SAA60 制造商:NEC Electronics Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*