- 您現在的位置：買賣IC網 > PDF目錄385520 > MAX109EHF-D (MAXIM INTEGRATED PRODUCTS INC) 8-Bit, 2.2Gsps ADC with Track/Hold Amplifier and 1:4 Demultiplexed LVDS Outputs PDF資料下載
參數資料
| 型號： | MAX109EHF-D |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | ADC |
| 英文描述： | 8-Bit, 2.2Gsps ADC with Track/Hold Amplifier and 1:4 Demultiplexed LVDS Outputs |
| 中文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, BGA256 |
| 封裝： | 27 X 27 MM, 1.27 MM PITCH, SBGA-256 |
| 文件頁數： | 19/29頁 |
| 文件大小： | 451K |
| 代理商： | MAX109EHF-D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
(double data rate), and QDR (quadruple data rate).
Setting these two bits for different modes allows the
user to update and process the outputs at one-quarter
(SDR mode), one-eighth (DDR mode), or one-sixteenth
(QDR mode) the sampling clock (Table 2), relaxing the
need for an ultra-fast FPGA or data-capture interface.
Data is presented on all four ports of the converter-
demultiplexer circuit outputs. Note that there is a data
latency between the sampled data and each of the out-
put ports. The data latency is 10.5 clock cycles for
PortA, 9.5 clock cycles for PortB, 8.5 clock cycles for
PortC, and 7.5 clock cycles for PortD. This holds true for
all demultiplexer modes. Figures 6, 7, and 8 display the
demultiplexer timing for f
CLK
/ 4, f
CLK
/ 8, and f
CLK
/ 16
modes.
Pseudorandom Number (PRN) Generator
The MAX109 features a PRN generator that enables the
user to test the demultiplexed digital outputs at full
clock speed and with a known test pattern. The PRN
generator is a combination of shift register and feed-
back logic with 255 states. When PRN is high, the inter-
M
8-Bit, 2.2Gsps ADC with Track/Hold Amplifier
and 1:4 Demultiplexed LVDS Outputs
______________________________________________________________________________________
19
Table 3. Pseudorandom Number
Generator Patterns
CODE
1
2
3
4
5
6
7
8
9
10
—
—
250
251
252
253
254
255
OUTPUT PRN PATTERN
0 0 0 0 0 0 0 1
0 0 0 0 0 0 1 0
0 0 0 0 0 1 0 0
0 0 0 0 1 0 0 0
0 0 0 1 0 0 0 1
0 0 1 0 0 0 1 1
0 1 0 0 0 1 1 1
1 0 0 0 1 1 1 0
0 0 0 1 1 1 0 0
0 0 1 1 1 0 0 0
—
—
0 0 1 1 0 1 0 0
0 1 1 0 1 0 0 0
1 1 0 1 0 0 0 0
1 0 1 0 0 0 0 0
0 1 0 0 0 0 0 0
1 0 0 0 0 0 0 0
CLKN
CLKP
N
N + 1
N + 2
N + 3
N + 4
N + 5
N + 4
N
N + 6
N + 3
N + 5
N + 8
N + 7
N + 1
N + 2
N + 6
N + 7
N + 8
N + 9 N + 10 N + 11 N + 12 N + 13 N + 14 N + 15 N + 16 N + 17 N + 18 N + 19
ADC SAMPLE NUMBER
ADC SAMPLES ON THE RISING EDGE OF CLKP
t
PWH
t
PWL
t
CLK
t
PD2
t
PD1
DCON
DCOP
PORTA DATA
PORTB DATA
NOTE:
THE LATENCY TO THE D PORT IS 7.5 CLOCK CYCLES, THE LATENCY TO THE C PORT IS 8.5 CLOCK CYCLES, THE LATENCY TO THE B
PORT IS 9.5 CLOCK CYCLES, AND THE LATENCY TO THE A PORT IS 10.5 CLOCK CYCLES. ALL DATA PORTS (PORTA, PORTB, PORTC, AND
PORTD) ARE UPDATED ON THE RISING EDGE OF THE DCOP CLOCK.
PORTC DATA
PORTD DATA
SAMPLE HERE
Figure 6. Timing Diagram for SDR Mode, fCLK/ 4 Mode
相關PDF資料 |
PDF描述 |
|---|---|
| MAX1101 | Single-Chip, 8-Bit CCD Digitizer with Clamp and 6-Bit PGA |
| MAX1101CWG | Single-Chip, 8-Bit CCD Digitizer with Clamp and 6-Bit PGA |
| MAX11041 | Wired Remote Controllers |
| MAX110 | Low-Cost, 2-Channel, 4-Bit Serial ADCs(±5V，2通道，±14位串行模數轉換器) |
| MAX1126 | Quad, 12-Bit, 40Msps, 1.8V ADC with Serial LVDS Outputs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX109EHF-TD | 制造商:Maxim Integrated Products 功能描述:8-BIT 2.5GSPS ADC - Tape and Reel |
| MAX109EVKIT | 制造商:Maxim Integrated Products 功能描述:EVAL KIT FOR THE MAX109 ADC - Bulk |
| MAX10D | 制造商:Lanzar 功能描述:Dual 4 Ohm 800W Peak 10 Paper Cone Dual Vc Woofer 制造商:LANZAR 功能描述:10 PAPER CONE DUAL VC WOOFER DUAL 4 OHM 800W PEAK |
| MAX10G | 制造商:Aavid Thermalloy 功能描述:Thrml Mgmt Access Heat Sink Clip 制造商:Aavid Thermalloy 功能描述:HEAT SINK CLIP - MAX TO220 - SLIM 制造商:Aavid Thermalloy 功能描述:Long Standard Force Clip |
| MAX10NG | 功能描述:散熱片 MaxClip TO220/Max220 9lb 19.7x12mm RoHS:否 制造商:Ampro By ADLINK 產品:Heat Sink Accessories 安裝風格:Through Hole 散熱片材料: 散熱片樣式: 熱阻: 長度: 寬度: 高度: 設計目的:Express-HRR |
發(fā)布緊急采購，3分鐘左右您將得到回復。