- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370840 > M3720-1 (Electronic Theatre Controls, Inc.) 1 KEY 1 SOUND PDF資料下載
參數(shù)資料
| 型號(hào)： | M3720-1 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 1 KEY 1 SOUND |
| 中文描述： | 1鍵1聲 |
| 文件頁(yè)數(shù)： | 7/121頁(yè) |
| 文件大?。?/td> | 1907K |
| 代理商： | M3720-1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
MITSUBISHI MICROCOMPUTERS
M37207MF-XXXSP/FP, M37207M8-XXXSP
M37207EFSP/FP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
and ON-SCREEN DISPLAY CONTROLLER
7
Power source
CNV
SS
Reset input
Clock input
Clock output
I/O port P0
I/O port P1
I/O port P2
I/O port P3
I/O port P3
Analog input
External clock
input
External interrupt
input
I/O port P4
Serial I/O data
input/output
Serial I/O synchro-
nous clock input/
output
Serial I/O receive
enable signal output
Multi-master I
2
C-
BUS interface
Sub-clock input
Sub-clock output
Analog input
PWM output
Input
Input
Output
I/O
I/O
I/O
I/O
I/O
Input
Input
Input
I/O
I/O
I/O
Output
I/O
Input
Output
Input
Output
PIN DESCRIPTION
Pin
Functions
Apply voltage of 5 V ± 10 % (typical) to V
CC
and AV
CC
, and 0 V to V
SS
.
Connected to V
SS
.
To enter the reset state, the reset input pin must be kept at a “L” for 2
m
s or more (under
normal V
CC
conditions).
If more time is needed for the quartz-crystal oscillator to stabilize, this “L” condition should
be maintained for the required time.
This chip has an internal clock generating circuit. To control generating frequency, an
external ceramic resonator or a quartz-crystal oscillator is connected between pins X
IN
and
X
OUT
. If an external clock is used, the clock source should be connected to the X
IN
pin and
the X
OUT
pin should be left open.
Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually
programmed as input or output. At reset, this port is set to input mode. The output structure
is CMOS output. See notes at end of table for full details of port P0 functions.
Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output
structure is CMOS output.
Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output
structure is CMOS output.
Ports P3
0
, P3
1
are 2-bit I/O ports and have basically the same functions as port P0. The
output structure is CMOS output.
Ports P3
2
–P3
6
are 5-bit I/O ports and have basically the same functions as port P0. The
output structure is N-channel open-drain output.
Pins P3
2
, P3
5
, P3
6
are also used as analog input pins AD6, AD1 and AD2 respectively.
Pins P3
2
, P3
3
are also used as external clock input pins TIM2, TIM3 respectively.
Pins P3
4
, P3
6
are also used as external interrupt input pins INT1, INT2.
Port P4 is an 8-bit I/O port and has basically the same functions as port P0. The output
structure is N-channel open-drain output.
Pins P4
0
, P4
2
, P4
4
, P4
6
are also used as serial I/O data input/output pins S
OUT2
, S
IN2
,
S
OUT1
, S
IN1
respectively. The output structure is N-channel open-drain output.
Pins P4
1
, P4
5
are also used as serial I/O synchronous clock input/output pins S
CLK2
, S
CLK1
respectively.
_____ _____
Pins P4
3
, P4
7
are also used as serial I/O receive enable signal output pins
S
RDY2
S
RDY1
respectively. The output structure is N-channel open-drain output.
Pins P4
0
–P4
5
are also used as SDA3, SCL3, SDA2, SCL2, SDA1, SCL1 respectively
when multi-master I
2
C-BUS interface is used. The output structure is N-channel open-
drain output.
Pin P4
0
is also used as sub-clock input pin X
CIN
.
Pin P4
1
is also used as sub-clock output pin X
COUT
. The output structure is N-channel
open-drain output.
Pins P4
2
, P4
3
are also used as analog input pins AD8, AD7 respectively.
Pins P4
6
, P4
7
are also used as PWM output pins PWM9, PWM8 respectively. The output
structure is N-channel open-drain output.
Input/
Output
Name
V
CC,
V
SS
RESET
X
IN
X
OUT
P0
0
–P0
7
P1
0
–P1
7
P2
0
–P2
7
P3
0
, P3
1
P3
2
/TIM2/
AD6,
P3
3
/TIM3,
P3
4
/INT1,
P3
5
/AD1,
P3
6
/INT2/
AD2
P4
0
/S
OUT2
/
SDA3/X
CIN
,
P4
1
/S
CLK2
/
SCL3/
X
COUT
, P4
2
/
S
IN2
/SDA2/
AD8,
_____
P4
3
/S
RDY2
/
SCL2/AD7,
P4
4
/S
OUT1
/
SDA1,
P4
5
/S
CLK1
/
SCL1,
P4
6
/S
IN1
/
PWM9,
P4
7
/S
RDY1
/
PWM8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3720-10 | 1 KEY 1 SOUND |
| M3720-2 | 1 KEY 1 SOUND |
| M3720-3 | 1 KEY 1 SOUND |
| M3720-4 | 1 KEY 1 SOUND |
| M3720-5 | 26604060VOID34 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3720-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
| M3720-5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1 KEY 1 SOUND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。