- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26738 > M2006-04-622.0800LF (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 PDF資料下載
參數(shù)資料
| 型號： | M2006-04-622.0800LF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| 封裝： | 9 X 9 MM, CERAMIC, LCC-36 |
| 文件頁數(shù)： | 2/12頁 |
| 文件大?。?/td> | 417K |
| 代理商： | M2006-04-622.0800LF |
M2006-04 Datasheet Rev 0.1
10 of 12
Revised 29Apr2003
Integr ate d Circuit Systems , In c. ● Comm unication s Modules ● www.icst.com ● tel (508) 852-5400
M2006-04
VCSO BASED FREQUENCY TRANSLATOR
Preliminar y In f o r m atio n
ELECTRICAL SPECIFICATIONS (CONTINUED)
AC Characteristics
Unless stated otherwise, V
CC = 3.3 Volts + 5%, TA = 0
oC to 70 oC, VCSO Frequency = F
OUT = 622-675MHz, Outputs terminated with 50 to VCC - 2V
Symbol Parameter
Min
Typ
Max
Unit Test Conditions
F
IN
Input Frequency
DIF_REF0, nDIF_REF0,
DIF_REF1, nDIF_REF1
0.3
700
MHz
S_CLOCK
50
MHz
REF_CLK
0.3
200
MHz
F
PD
Phase Detector
Frequency Range
175
MHz
F
OUT
Output Frequency
Range
FOUT0, nFOUT0,
FOUT1, nFOUT1
75
700
MHz
APR
VCSO Pull-Range
±120
±200
ppm
Φn
Single Side Band
Phase Noise
@622.08MHz
1
kHz Offset
-72
dBc/Hz
Fin=19.44_MHz
M=32, R=1
10
kHz Offset
-94
dBc/Hz
100
kHz Offset
-123
dBc/Hz
J(t)
Jitter (rms)
12
kHz to 20MHz
0.5
ps
50
kHz to 80MHz
0.5
ps
odc
Output Duty Cycle 1
Note 1: See Parameter Measurement Information on pg. 11.
40
50
60
%
P1
= 0 or 1
t
R
Output Rise Time 1
for FOUT0, nFOUT0 and
FOUT1,nFOUT1
P1
= 0
200
275
400
ps
20
% to 80%
t
F
Output Fall Time 1
for FOUT0, nFOUT0 and
FOUT1,nFOUT1
P1
= 0
200
275
400
ps
20
% to 80%
t
S
Setup Time
S_DATA to S_CLOCK
5
ns
S_CLOCK to S_LOAD
5
ns
t
H
Hold Time
S_DATA to S_CLOCK
5
ns
S_CLOCK to S_LOAD
5
ns
t
LOCK
PLL Lock Time
100
ms
t
IPW
Input Pulse Width1
S_LOAD
10
ns
ADD_CLK
10
ns
DROP_CLK
10
ns
MTIE
Mean Time Interval Error
Compliant with GR-253-CORE
Table 13: AC Characteristics
相關PDF資料 |
PDF描述 |
|---|---|
| M2006-12-669.1281 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| M2006-12I-669.6429 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| M2006-12-644.5313LF | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| M2006-12-670.8386 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| M2006-12-672.1600 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M2006-04-625.0000 | 制造商:Integrated Device Technology Inc 功能描述:9X9 LCC(LEAD FREE) - Bulk 制造商:Integrated Device Technology Inc 功能描述:FREQUENCY TRANSLATOR |
| M2006-04-625.0000T | 功能描述:時鐘合成器/抖動清除器 FREQUENCY TRANSLATOR RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| M2006099 | 制造商:TURCK Inc 功能描述:WIRE AND CABLE |
| M2006-11-622.0800 | 制造商:Ics 功能描述:PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), 36 Pin Ceramic LCC |
| M2006-12 | 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED FEC CLOCK PLL / HITLESS SWITCHING OPTION |
發(fā)布緊急采購，3分鐘左右您將得到回復。