- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384634 > LU5X31F (Lineage Power) Gigabit Ethernet Transceiver(千兆位以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | LU5X31F |
| 廠商： | Lineage Power |
| 英文描述： | Gigabit Ethernet Transceiver(千兆位以太網(wǎng)收發(fā)器) |
| 中文描述： | 千兆以太網(wǎng)收發(fā)器（千兆位以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 5/22頁 |
| 文件大?。?/td> | 348K |
| 代理商： | LU5X31F |
5
Lucent Technologies Inc.
Preliminary Data Sheet
August 2000
LU5X31F
Gigabit Ethernet Transceiver
Functional Description
(continued)
Powerup Sequence
The power ramp time for the LU5X31F is specified at
V
DD
> 2.7 V within 20 μs of start-up. Once 2.7 V is
reached, the device is held in reset for 15 μs—
70 μs. The REFCLK must be active and within specifi-
cation at this point and remain active while the device
is powered up, unless in reset.
When signals RESETN, BYPPLL, and LPWR are all
low, the following start-up sequence occurs:
1. 0 μs—32 μs, the analog PLL is held at minimum fre-
quency to allow dc bias to settle.
2. 32 μs—262 μs, the analog PLL has locked in and
receiver analog circuits start to lock in.
3. 262 μs—326 μs, the receiver analog circuits are
locked; receiver starts to lock onto incoming data.
4. After 358 μs, the receiver is locked onto incoming
data and can be viewed at the parallel output ports.
The comma-detect circuit is enabled at this point,
allowing byte alignment if ENCDET = 1.
Device Reset
The RESETN input to the device is an active-low.
When activated with a pulse duration of 1 μs, the
RESETN signal globally resets the device and the fol-
lowing is performed:
1. The single analog PLL is forced to operate at the
minimum frequency possible for its VCO. The PLL
will not be locked in this condition.
2. The HDOUTP HDOUTN outputs are forced to a
PECL logic 0.
3. The deserializer clocks are reset, input data at
HDINP HDINN is ignored, and the RX[9:0] signals
remain in their previous state.
4. The phase interpolation/selection circuits are deacti-
vated and the selected phase is reset.
5. The receiver digital low-pass filter in the DPLL is
reset. Normally, a reset is not necessary for correct
operation, although a reset can aid rapid lock-in of
the internal PLL circuitry. This signal is internally
pulled high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LUC4AB01 | ATM Buffer Manager (ABM)(ATM緩沖管理器 (ABM)) |
| LUC4AC01 | ATM Crossbar Element (ACE)(ATM縱橫元件（ACE）) |
| LUC4AS01 | ATM Switch Element (ASX)(ATM開關(guān)元件) |
| LUC4AU01 | ATM Layer UNI Manager (ALM)(ATM 層UNI管理器(ALM)) |
| LVSP60 | Blade Terminal & Special Purpose Fuses - Surge Fuses |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU5X34F | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad Gigabit Ethernet Transceiver |
| LU5Y041XLF | 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:1×5 RJ45 CONNECTOR MODULE WITH INTEGRATED 10/100 BASE-TX MAGNETICS |
| LU6000F0 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:16-Bit Single-Chip Microcomputers (With Built-In Flash Memory) |
| LU6000F1 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:16-Bit Single-Chip Microcomputers (With Built-In Flash Memory) |
| LU600Z | 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:GREEN OVAL LAMP LED |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。