- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44574 > LMX2353TMX/NOPB (NATIONAL SEMICONDUCTOR CORP) PHASE LOCKED LOOP, 2500 MHz, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | LMX2353TMX/NOPB |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, 2500 MHz, PDSO16 |
| 封裝： | LEAD FREE, PLASTIC, TSSOP-16 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 209K |
| 代理商： | LMX2353TMX/NOPB |
2.0 Programming Description (Continued)
The low gain or steadystate mode for fastlocking is defined to be whenever the charge pump current selected is less than 900
A. The high gain or acquisition mode is defined to be whenever the charge pump current is greater or equal to 900 A. (The logic
setting of the CP_8X bit determines which of the two gain modes the user is in.) During the acquisition phase when the CP_8X
bit is set to a HIGH state, the OUT0 output becomes active LOW thereby altering the loop’s damping resistance.
The acquisition phase is terminated by setting the CP_8X bit LOW resulting in the OUT0 output being OFF or TRI-STATE. When
in fastlock mode, the OUT_0 and OUT_1 bits are don’t care bits, and the OUT1 output is at TRI-STATE.
TEST MODE: The OUT0/OUT1 test mode occurs when the TEST bit (F2_17) is set HIGH. This mode is intended for NSC pro-
duction test only. Selecting this mode overrides the FASTLOCK and GEN PURPOSE modes.
2.5.4 Serial Data Input Timing
DS101124-8
Notes: Data shifted into register on clock rising edge.
Data is shifted in MSB first.
Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around Vcc/2. The test waveform has an edge rate of 0.6 V/ns with
amplitudes of 2.2V @ VCC = 2.7V and 2.6V VCC = 5.5V.
www.national.com
14
相關PDF資料 |
PDF描述 |
|---|---|
| LMX2354SLBX/NOPB | PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24 |
| LMX2354TM/NOPB | PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO24 |
| LMX2354SLDX | PLL FREQUENCY SYNTHESIZER, 2500 MHz, CQCC24 |
| LMX2355SLBX | PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24 |
| LMX2370SLDX | PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2354 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2354SLB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2354SLBX | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| LMX2354SLBX/NOPB | 功能描述:IC FREQ SYNTH DUAL 24-LAMCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| LMX2354SLDX | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。