參數(shù)資料
型號: LMX2353TMX/NOPB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: PHASE LOCKED LOOP, 2500 MHz, PDSO16
封裝: LEAD FREE, PLASTIC, TSSOP-16
文件頁數(shù): 16/16頁
文件大?。?/td> 209K
代理商: LMX2353TMX/NOPB
2.0 Programming Description (Continued)
2.2.4.2 Phase Detector Polarity
(PD_POL)
Depending upon VCO characteristics, the PD_POL (R_15) bit should be set accordingly:
When VCO characteristics are positive like (1), PD_POL should be set HIGH;
When VCO characteristics are negative like (2), PD_POL should be set LOW.
2.3 N REGISTER
If the ADDRESS[1:0] field is set to 1 1, data is transferred from the 24-bit shift register into the N register which sets the PLL’ s
19-bit N-counter, prescaler value, counter reset, and power-down bit. The 19-bit N counter consists of a 4-bit fractional numerator,
FRAC_CNTR[3:0], a 5-bit swallow counter, A_CNTR[4:0], and a 10-bit programmable counter, B_CNTR[9:0]. Serial data format
is show below. The divide ratio (NB_CNTR) must be
≥ 3, and must be ≥ swallow counter +2; NB_CNTR ≥ (NA_CNTR +2).
Most Significant Bit
SHIFT REGISTER BIT LOCATION
Least Significant Bit
23
22
21
20
19
18
17
16
15
14
13
12
11 10
9876
5
4
3
2
1
0
Data Field
Address Field
CTL_WORD[2:0]
NB_CNTR[9:0]
NA_CNTR[4:0]
FRAC_CNTR[3:0]
11
N
_21
N
_20
N
_19
N
_18
N
_17
N
_16
N
_15
N
_14
N
_13
N
_12
N
_11
N
_10
N
_9
N
_8
N
_7
N
_6
N
_5
N
_4
N
_3
N
_2
N
_1
N
_0
2.3.1 CTL_WORD
(N_19 -N_21)
N_21
N_20
N_19
CNT_RST
PWDN
PRESC_SEL
2.3.2 Control Word Truth Table
Bit
Location
Function
0
1
PRESC_SEL
N_19
Prescaler Modulus Select
16/17
(0.5 GHz to 1.2 GHz)
32/33
(1.2 GHz to 2.5 GHz)
PWDN
N_20
Power Down
Powered Up
Powered Down
CNT_RST
N_21
Counter Reset
Normal
Operation
Reset
PWDN_MODE
F2_19
Power Down Mode Select
Asynchronous
Power Down
Synchronous
Power Down
2.3.2.1 Counter Reset
(CNT_RST)
The Counter Reset enable bit when activated allows the reset of both N and R counters. Upon removal of the reset bit, the N
counter resumes counting in “close” alignment with the R counter (the maximum error is one prescaler cycle).
2.3.2.2 Power Down
(PWDN)
Activation of the PLL PWDN bit results in the disabling of the N counter divider and de-biasing of the f
IN input (to a high impedance
state). The R counter functionality also becomes disabled when the power down bit is activated. The OSCin pin reverts to a high
impedance state as well during power down. Power down forces the charge pump and phase comparator logic to a TRI-STATE
condition. The MICROWIRE control register remains active and capable of loading and latching in data during all of the power
down modes.
2.3.2.3 Prescaler Modulus Select
(PRESC_SEL)
The PRESC_SEL bit is used to set the RF prescaler modulus value. The LMX2353 is capable of operating from 500 MHz to
1.2 GHz with the 16/17 prescaler, and 1.2 GHz to 2.5 GHz with the 32/33 prescaler selection.
VCO CHARACTERISTICS
DS101124-4
www.national.com
9
相關(guān)PDF資料
PDF描述
LMX2354SLBX/NOPB PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24
LMX2354TM/NOPB PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO24
LMX2354SLDX PLL FREQUENCY SYNTHESIZER, 2500 MHz, CQCC24
LMX2355SLBX PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24
LMX2370SLDX PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2354 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer
LMX2354SLB 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer
LMX2354SLBX 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
LMX2354SLBX/NOPB 功能描述:IC FREQ SYNTH DUAL 24-LAMCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2354SLDX 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: