- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9166 > LMK04002BISQE/NOPB (National Semiconductor)IC CLOCK COND 1.6GHZ W/PLL 48LLP PDF資料下載
參數(shù)資料
| 型號： | LMK04002BISQE/NOPB |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 25/65頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK COND 1.6GHZ W/PLL 48LLP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PowerWise® |
| 類型： | 時鐘調(diào)節(jié)器 |
| PLL： | 是 |
| 輸入： | LVCMOS |
| 輸出： | LVCMOS，2VPECL，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:7 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1.75GHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-LLP（7x7） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 1275 (CN2011-ZH PDF) |
| 其它名稱： | LMK04002BISQEDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Default Device Register Settings After Power On/Reset
Table 4 illustrates the default register settings programmed in silicon for the LMK040xx after power on or
asserting the reset bit.
Table 4. Default Device Register Settings after Power On/Reset
Field Name
Default
Default State
Field Description
Register
Bit Location
Value
(MSB:LSB)
(decimal)
CLKoutX_PECL_LVL
0
2VPECL disabled
This bit sets LVPECL clock level. Valid when
R0 to R4
23
the clock channel is configured as
LVPECL/2VPECL; otherwise, not relevant.
CLKoutXB_STATE
0
Inverted
This field sets the state of output B of an
R1 to R3
22:21
LVCMOS Clock channel.
CLKoutXA_STATE
1
Non-Inverted
This field sets the state of output A of an
R1 to R3
20:19
LVCMOS Clock channel.
EN_CLKoutX
0
OFF
Clock Channel enable bit. Note: The state of
R0 to R4
16
CLKout2 is ON by default.
Reserved Registers
(1)
R5,R6,R8
NA
R9,R10
RC_DLD1_Start
1
Enabled
Forces the VCO tuning algorithm state
R10
29
machine to wait until PLL1 is locked.
CLKin1_BUFTYPE
1
MOS mode
CLKin1 Input Buffer Type
R11
11
CLKin0_BUFTYPE
1
MOS mode
CLKin0 Input Buffer Type
R11
10
LOS_TIMEOUT
1
3 MHz (min.)
Selects Lower Reference Clock input
R11
9:8
frequency for LOS Detection.
LOS_TYPE
3
CMOS
Selects LOS output type (2)
R11
7:6
CLKin_SEL
0
CLKin0
Selects Reference Clock source
R11
5:4
PLL1 CP Polarity
1
Positive polarity
Selects the charge pump output polarity, i.e.,
R12
31
the tuning slope of the external VCXO
PLL1_CP_GAIN
6
100 A
Sets the PLL1 Charge Pump Gain
R12
30:28
PLL1_R Counter
1
Divide = 1
Sets divide value for PLL1_R Counter
R12
27:16
PLL1_N Counter
1
Divide = 1
Sets divide value for PLL1_N Counter
R12
15:4
EN_PLL2_REF2X
0
Disabled
Enables or disables the OSCin frequency
R13
16
doubler path for the PLL2 reference input
EN_PLL2_XTAL
0
OFF
Enables or Disables internal circuits that
R13
21
support an external crystal driving the OSCin
pins
EN_Fout
0
OFF
Enables or disables the VCO output buffer
R13
20
CLK Global Enable
1
Enabled
Global enable or disable for output clocks
R13
18
POWER DOWN
0
Disabled (device is Device power down control
R13
17
active)
PLL2 CP TRI-STATE
0
TRI-STATE
Enables or disables TRI-STATE for PLL2
R13
15
disabled
Charge Pump
PLL1 CP TRI-STATE
0
TRI-STATE
Enables or disables TRI-STATE for PLL1
R13
14
disabled
Charge Pump
OSCin_FREQ
200
200 MHz
Source frequency driving OSCin port
R14
28:21
PLL_MUX
31
Reserved
Selects output routed to LD pin
R14
20:16
PLL2_R Counter
1
Divide = 1
Sets Divide value for PLL2_R Counter
R14
15:4
PLL2_CP_GAIN
2
1600 A
Sets PLL2 Charge Pump Gain
R15
27:26
VCO_DIV
2
Divide = 2
Sets divide value for VCO output divider
R15
25:22
PLL2_N Counter
1
Divide = 1
Sets PLL2_N Counter value
R15
21:4
(1)
These registers are reserved. The Power On/Reset values for these registers are shown in the register map and should not be changed
during programming.
(2)
If the CLKin_SEL value is set to either [0,0] or [0,1], the LOS_TYPE field should be set to [0,0].
Copyright 2008–2011, Texas Instruments Incorporated
31
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74VHC157M | IC MULTIPLEXER QUAD 2INP 16-SOIC |
| 7WBD383MUTAG | IC BUS SWITCH 1X1 8DFN |
| D38999/26MG16PN | CONN PLUG 16POS STRAIGHT W/PINS |
| VI-BWP-MY-F2 | CONVERTER MOD DC/DC 13.8V 50W |
| 7WBD383AMX1TCG | IC BUS SWITCH 1X1 8LLGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMK04002BISQX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04002BISQX/NOPB | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04010BISQ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04010BISQ/NOPB | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04010BISQE | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。