
3.0 Register Description
(Continued)
1: Enable (Default)
Bit 17 (SURROUT_EN) SURROUT L/R Slot Enable
0: Disable
1: Enable
Bit 18 (CENTEROUT_EN) CENTEROUT Slot Enable
0: Disable
1: Enable
Bit 19 (LFEOUT_EN) LFEOUT Slot Enable
0: Disable
1: Enable
Bit 20 (LINE1OUT_EN) LINE1OUT Slot Enable
0: Disable
1: Enable
Bit 21 (LINE2OUT_EN) LINE2OUT Slot Enable
0: Disable
1: Enable (If DBLRATE_EN is 0)
Bit 22 (HSETOUT_EN) HSETOUT Slot Enable
0: Disable
1: Enable (If DBLRATE_EN is 0)
Bit 23 (GPIOOUT_EN) GPIOOUT Slot Enable
0: Disable
1: Enable (If DBLRATE_EN is 0)
Bit 24 (CODECA_RDY) Primary CODEC Ready flag (Read
only)
0: Not ready
1: Ready
Bit 25 (CODECB_RDY) Secondary CODEC Ready flag
(Read only)
0: Not ready
1: Ready
Bit 26 (CODEC_PD) CODEC Power Down State flag Read
only.
0: Normal
1: CODEC is in power down mode
When PM_ST enters D3, this bit will be set.
Other bits are reserved
3.4.5.4 ACGPIO (AC97 General Purpose IO Register)
Address:
AudioBase + 4Ch
Size:
32 bits
Type:
Read/Write
Default:
00000000h
Bit 0 Reseved.
Bit 1 (GP_IRQ1) Primary CODEC GPIO_INT register
This bit will be updated with Primary input Slot 12 bit 0 of ev-
ery AC97 frame.
Bit 2 (GP_IRQ2) Secondary CODEC GPIO_INT register
This bit will be updated with Secondary input Slot 12 bit 0 of
every AC97 frame.
Bit 3 (GP_INT1_En) Primary CODEC GPIO_INT Enable
0: Disable
1: Enable
Bit 4 (GP_INT2_En) Secondary CODEC GPIO_INT Enable
0: Disable
1: Enable
Bit 14–5 reserved
Bit 15 (COMMAND/STATUS)
This bit is status when read.
0 ready to output AC-97 Slot 12
1 busy
This bit is command when write
0 do nothing
1 output AC-97 Slot 12
Bit 31..16 (ACGPIO_OUT) data to be written into AC-97
through output Slot 12;
3.4.6 Misc and Status Register
These 16-byte registers can only be accessed on Audio
Base (I/O or MEM).
3.4.6.1 ASR0 (TSAudio Status Register)
Address:
AudioBase + 50h
Size:
32 bits
Type:
Read Only
Default:
00000000h
Bit 2..0 LegacyCMD
000 stop: No any operation. No contribution to Digital Mixer
010 silent_DMA : SBCL will count; CA, CBC won’t count.
No data fetching. No interpolation. No contribution to Digital
Mixer
011 reserve
100 silent_SB: SBCL, CA & CBC will count as the same as
run mode.
No data fetching. No interpolation. No contribution to Digital
Mixer
101pause: SBCL, CA & CBC don’t change.
let SBALPHA unchanged, CACHE_HIT=1
drive current LD (or LD_L, LD_R) to Digital Mixer
110 reserve
111 direct play: SBCL, CA & CBC don’t change.
drive SBDD to Digital Mixer
Bit 3
0: SB DMA loop disable
1: SB DMA loop enable
Bit 4
0: playback
1: recording
Bit 5
0: unsigned data format
1: signed data format
Bit 6
0: mono
1: stereo
Bit 7
0: 8-bit data format
1: 16-bit data format
Bit 9..8
00: SB ESP Engine Command Port Not Busy
01: SB ESP Engine Command Port Busy
www.national.com
20