- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369714 > L64777 (LSI CORP) Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調幅調制器) PDF資料下載
參數(shù)資料
| 型號： | L64777 |
| 廠商： | LSI CORP |
| 元件分類： | 消費家電 |
| 英文描述： | Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調幅調制器) |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP120 |
| 封裝： | 32 MM, PLASTIC, QFP-120 |
| 文件頁數(shù)： | 38/124頁 |
| 文件大?。?/td> | 988K |
| 代理商： | L64777 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
2-24
Modulator Architecture
The interleaver must recover the block boundaries, and the SSTARTIN
pin indicates them by internal strobes; it also resets the interleaver
sequence. You can program the interleaver so that all data fed into the
interleaver RAM before the very first arrival of a SSTARTIN negative
slope is set to zero. This eases operation verification and debugging
during development when the interleaver RAM is completely initialized
with zero values. You must apply a fresh reset to feed zeros after an
active SSTARTIN slope.
The interleaver and the deinterleaver, in sequence, output the original
byte stream after a delay of
In the L64777, the Delay = (11 x 12 x 17) = 2244 clock cycles. Thus, the
delay from the time of the first input byte to the first valid output byte in
the maximum delay path of the interleaver is half of this value, which is
1122 valid clock cycles.
If the QAM is not in 256 mode, the interleaver inserts invalid cycles in an
eight-byte sequence, which proportionally increases the delay time. The
zero delay path in the interleaver delivers data with a propagation delay
of three clock cycles. This is equal to the delay of the interleaver when
it is off.
2.9 Bytes to M-tuples Converter
This unit cuts down bytes to slices of m = 1, 2, 3, 4, 5, 6, 7, and 8 bits.
The programming parameter, mSize (see Section 4.1.2, “Register 1,”
page 4-4), must be set to m
1. The order is the MSB of the oldest byte
first. See the Digital Broadcasting Systems for Television Sound and
Data Services: Framing Structure, Channel Coding and Modulation
Cable Systems for a detailed specification. When cutting six-bit symbols,
it cuts three bytes into four symbols. The case of four-bit symbols is trivial
(eight bits are split into two sets of four bits each).
Figure 2.16 outlines the basic principle for symbol cutting out of bytes.
Modes for m = 5 and m = 7 are similar.
Delay
B
1
–
(
)
B
M
×
×
=
相關PDF資料 |
PDF描述 |
|---|---|
| L64825 | Non-VGA Video Controller |
| L64845 | 64-Bit Graphics (GUI) Accelerator |
| L64850GC-25 | DRAM Controller |
| L64850GC-33 | DRAM Controller |
| L64850GC-40 | DRAM Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| L64780 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00 |
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。