- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369714 > L64777 (LSI CORP) Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調(diào)幅調(diào)制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | L64777 |
| 廠商： | LSI CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調(diào)幅調(diào)制器) |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP120 |
| 封裝： | 32 MM, PLASTIC, QFP-120 |
| 文件頁數(shù)： | 23/124頁 |
| 文件大小： | 988K |
| 代理商： | L64777 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
I/O
2-9
Group 0 is the address pointer register (APR); the I
2
C-Compatible Serial
Control Interface loads the address byte into APR0 (see
Appendix A,
"Programming the L64777 in Serial Host Interface Mode"
), for
programming details. Reading or writing from Group 2 causes a data
transfer with the device address specified by APR0:
If APR0 is set to zero, the Serial Control Interface expects a write
access with 196 data bytes to load the filter coefficients; it does not
apply an autoincrement to APR0.
If APR0 is not at zero, the Serial Control Interface expects only a
single data byte and applies an autoincrement to the APR0.
The detailed timing of the serial bus is given in Appendix A. The serial
bus runs at a maximum 400 kHz clock rate. The serial control interface
can transfer reads and writes in single-byte or burst mode. It must access
the status registers 12 and 13 with single-byte reads.
The division factor for converting OCLK down to the symbol clock is
always four. Input synchronization works at the ICLK rate, either on a bit
or byte clock. Energy dispersal (scrambling), Reed-Solomon encoding,
convolutional interleaving, byte to m-tuple conversion, differential
encoding, and QAM mapping operate at the symbol clock rate (OCLK/4).
The final Nyquist filter works on the OCLK rate.
Incoming bits are provided with an input clock (ICLK) and a validation
signal (DVALIDIN), which indicates the rising edges of ICLK that are
carrying valid data. These inputs feed into a 128-word circular FIFO
buffer. The output carries a continuous data stream if the PLL is properly
locked.
Figure 2.5
Required Relation of ICLK and DIN/DVALIDIN
Input Waveforms
Valid Data
Valid Data
Invalid Data
Invalid Data
DIN
DVALIDIN
ICLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64825 | Non-VGA Video Controller |
| L64845 | 64-Bit Graphics (GUI) Accelerator |
| L64850GC-25 | DRAM Controller |
| L64850GC-33 | DRAM Controller |
| L64850GC-40 | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64780 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00 |
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
| L64782 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver |
| L6480 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping. |
| L64801GC-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。