參數(shù)資料
型號(hào)： L64777
廠商： LSI CORP
元件分類： 消費(fèi)家電
英文描述： Digital Video Broadcasting(DVB)-Compliant,quadrature amplitude modulation (QAM)Modulator(數(shù)字視頻廣播系統(tǒng)適配的積分調(diào)幅調(diào)制器)
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP120
封裝： 32 MM, PLASTIC, QFP-120
文件頁(yè)數(shù)： 22/124頁(yè)
文件大?。?/td> 988K
代理商： L64777
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
2-8
Modulator Architecture
The internal VCO of the L64777 can generate OCLK, or it can use the
OCLK input. The L64777 selects OCLK based on the selected PLL mode.
OCLK drives the Nyquist filter and generates the symbol-processing clock
inside the chip after the input circular buffer. The beginning of a sync
frame at the I and Q output is indicated by the FSTARTOUT signal.
FSTARTOUT lets the L64777 watch for gap insertion in the RS code at
the FIFO read side. As long as the read pointers are halted to generate
gaps, FSTARTOUT remains HIGH for the number of RS check words plus
one cycle. For example, FSTARTOUT is one symbol clock cycle long if
no gap is inserted; it is 17 symbol clock cycles long if a gap for 16 RS
check words is inserted.
The signal FIRSTOUT indicates the head of a sequence after reset with
the SSTARTIN signal. The negative slope of the SSTARTIN input pin
controls sequence reset.
Note:
DVALIDIN must be active for at least one ICLK cycle when
SSTARTIN is HIGH and when SSTARTIN is LOW.
2.3.3 Control Interface
An external CPU uses the L64777 serial control interface to control and
setup the programmable parameters of the chip. This interface is a slave-
type only, connected to the same serial bus as LSI Logic L64724.
The chip has five hardwired MSBs and takes two LSBs directly from the
input pins SB_BASE[1:0].
The addressing scheme in the L64777 complies with that of the
LSI Logic L64724, but due to its small, seven-bit internal address space,
the L64777 supports only group 0 and group 2 registers. It ignores all
others. Bits [2:0] within the first data byte transmitted to the device
specify the group.
Bit 6, MSB
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0, LSB
1
1
0
1
0
SB_BASE.1
SB_BASE.0
相關(guān)PDF資料
PDF描述
L64825 Non-VGA Video Controller
L64845 64-Bit Graphics (GUI) Accelerator
L64850GC-25 DRAM Controller
L64850GC-33 DRAM Controller
L64850GC-40 DRAM Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L64780 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00
L64781 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver
L64782 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64782 Single-Chip COFDM Receiver
L6480 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:The L6480, realized in analog mixed signal technology, is an advanced fully integrated solution suitable for driving two-phase bipolar stepper motors with microstepping.
L64801GC-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*