- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384545 > ISPPAC10-01PI (LATTICE SEMICONDUCTOR CORP) In-System Programmable Analog Circuit PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPPAC10-01PI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | In-System Programmable Analog Circuit |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDIP28 |
| 封裝： | PLASTIC, DIP-28 |
| 文件頁數(shù)： | 18/23頁 |
| 文件大?。?/td> | 415K |
| 代理商： | ISPPAC10-01PI |
Specifications
ispPAC10
18
Electronic Security
An electronic security
“
fuse
”
(ESF) bit is provided in every
ispPAC10 device to prevent unauthorized readout of the
E
2
CMOS user bit patterns. Once programmed, this cell
prevents further access to the functional user bits in the
device. This cell can only be erased by reprogramming
the device, so the original configuration can not be
examined once programmed. Usage of this feature is
optional.
Production Programming Support
Once a final configuration is determined, an ASCII format
JEDEC file is created using the PAC-Designer software.
Parts can then be ordered through the usual supply
channels with the user
’
s specific configuration already
preloaded into the parts. By virtue of its standard inter-
face, compatibility is maintained with existing production
programming equipment giving customers a wide degree
of freedom and flexibility in production planning.
Evaluation Fixture
Included in the basic ispPAC10 Design Kit is an engineer-
ing prototype board that is connected to the parallel port
of a PC. It demonstrates proper layout techniques for the
In-System Programmability
ispPAC10 and can be used in real time to check circuit
operation as part of the design process. Input and output
connections as well as a
“
breadboard
”
circuit area are
provided to speed debugging of the circuit.
Serial Port Programming Interface
Communication with the ispPAC10 is facilitated via an
IEEE 1149.1 test access port (TAP). It is used by the
ispPAC10 as a serial programming interface, and not for
boundary scan test purposes. There are no boundary
scan logic cells in the ispPAC10 architecture. This does
not prevent the ispPAC10 from functioning correctly,
however, when placed in a valid serial chain with other
IEEE 1149.1 compliant devices.
A brief description of the ispPAC10 serial interface fol-
lows. For complete details of the reference specification,
refer to the publication, Standard Test Access Port and
Boundary-Scan Architecture, IEEE Standard 1149.1-
1990 (which now includes IEEE Standard 1149.1a-1993).
Figure 14. Configuring the ispPAC10
“
In-System
”
from a PC Parallel Port
ispDownload
Cable (6')
4
Other
System
Circuitry
ispPAC10
Device
PAC-Designer
Software
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPPAC10-01SI | In-System Programmable Analog Circuit |
| ISPPAC20 | In-System Programmable Analog Circuit |
| ISPPAC20-01J | In-System Programmable Analog Circuit |
| ISPPAC20-01JI | In-System Programmable Analog Circuit |
| ISPPAC30 | In-System Programmable Analog Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPPAC10-01SI | 功能描述:SPLD - 簡單可編程邏輯器件 PROGRAMMABLE ANALOG CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ISPPAC20 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Analog Circuit |
| ISPPAC20-01J | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Analog Circuit |
| ISPPAC20-01JI | 功能描述:SPLD - 簡單可編程邏輯器件 PROGRAMMABLE ANALOG CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| ISPPAC20-01TI | 功能描述:SPLD - 簡單可編程邏輯器件 Not Upgrade Device CIRCUIT RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。