15 FN7911.2 April 25, 2013 Theory of Operation Functional Description The ISLA224S is based upon a 14-bit, 250MSPS ADC converter core " />
參數(shù)資料
型號: ISLA224S20IR1Z
廠商: Intersil
文件頁數(shù): 7/38頁
文件大小: 0K
描述: IC ADC
標準包裝: 1
系列: *
ISLA224S
15
FN7911.2
April 25, 2013
Theory of Operation
Functional Description
The ISLA224S is based upon a 14-bit, 250MSPS ADC converter
core that utilizes a pipelined successive approximation
architecture (see Figure 34). The input voltage is captured by a
Sample-Hold Amplifier (SHA) and converted to a unit of charge.
Proprietary charge-domain techniques are used to successively
compare the input to a series of reference charges. Decisions
made during the successive approximation operations determine
the digital code for each input value. Digital error correction is also
applied.
Power-On Calibration
The ADC core(s) perform a self-calibration at start-up. An internal
power-on-reset (POR) circuit detects the supply voltage ramps
and initiates the calibration when the analog and digital supply
voltages are above a threshold. The following conditions must be
adhered to for the power-on calibration to execute successfully:
A frequency-stable conversion clock must be applied to the
CLKP/CLKN pins
DNC pins must not be connected
SDO has an internal pull-up and should not be driven externally
RESETN is pulled low by the ADC internally during POR.
External driving of RESETN is optional.
SPI communications must not be attempted during
calibration, with the only exception of performing read
operations on the cal_done register at address 0xB6.
A user-initiated reset can subsequently be invoked in the event
that the above conditions cannot be met at power-up.
After the power supply has stabilized, the internal POR releases
RESETN and an internal pull-up pulls it high, which starts the
calibration sequence. If a subsequent user-initiated reset is
desired, the RESETN pin should be connected to an open-drain
driver with an off-state/high impedance state leakage of less
than 0.5mA to assure exit from the reset state so calibration can
start.
The calibration sequence is initiated on the rising edge of
RESETN, as shown in Figure 35. Calibration status can be
determined by reading the cal_status bit (LSB) at 0xB6. This bit is
‘0’ during calibration and goes to a logic ‘1’ when calibration is
complete. During calibration the JESD204 transmitter PLL is not
locked to the ADC sample clock, so the CML outputs will toggle at
an undetermined rate. Normal operation is resumed once
calibration is complete.
At 250MSPS the nominal calibration time is 280ms, while the
maximum calibration time is 550ms.
FIGURE 33. SERDES HISTOGRAM at 4.375Gbps
Typical Performance Curves
All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V, TA = +25°C, AIN = -2dBFS,
fIN = 105MHz, fSAMPLE = 250MSPS. (Continued)
相關PDF資料
PDF描述
VI-21L-MX-F1 CONVERTER MOD DC/DC 28V 75W
HI1-674AKD-5 IC ADC 12BIT 67KSPS 1CH 28-SBDIP
VE-J13-MW-B1 CONVERTER MOD DC/DC 24V 100W
MS27656E11A5S CONN RCPT 5POS WALL MNT W/SCKT
IDT72V3641L15PFG IC SYNCFIFO 1024X36 15NS 120TQFP
相關代理商/技術參數(shù)
參數(shù)描述
ISLA224S25 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual 14-Bit, 250/200/125 MSPS JESD204B High Speed Serial Output ADC
ISLA224S25IR1Z 功能描述:IC ADC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
ISLA224S25IR48EV1Z 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual 12-Bit, 250/200/125 MSPS JESD204B High Speed Serial Output ADC
ISLEM-BDGSTKEV1Z 制造商:Intersil Corporation 功能描述:DAQ ON A STICK, E-MICRO STRAIN GAUGE, EVAL BOARD 1, ROHS COM - Bulk 制造商:Intersil Corporation 功能描述:EVAL BOARD FOR STRAIN GAUGE
ISLI2C-KIT 制造商:Intersil Corporation 功能描述:ISLI2C - USB INTERFACE - Bulk