參數(shù)資料
型號: ISL5416KIZ
廠商: INTERSIL CORP
元件分類: 無繩電話/電話
英文描述: Four-Channel Wideband Programmable DownConverter
中文描述: TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA256
封裝: 17 X 17 MM, LEAD FREE, PLASTIC, BGA-256
文件頁數(shù): 48/71頁
文件大小: 1128K
代理商: ISL5416KIZ
48
The channel processing control register enables and
disables the major processing blocks in the channel. This
register is double buffered. On reset, the slave/active register
is cleared, disabling the processing in the channel. The
processing is enabled by updating the slave register with
either a write to location IWA *019h or by a SYNCIn signal, if
enabled (see IWA *000h).
2
AGC GAIN LOAD. Update/load AGC gain from the master/holding register to the slave/active
register on SYNCIn1.
1
CARRIER CENTER FREQUENCY UPDATE. Updates Carrier Center Frequency from the master/holding register to the
slave/active register on SYNCIn1.
0
DATA PATH UPDATE. Update channel processing control register (*001) on SYNCIn1.
TABLE 51. CHANNEL RESET/SYNCIn1, SYNCIn2 CONTROL (IWA = *000h)
RESET STATE = 0x00000000h
(Continued)
P(31:0)
FUNCTION
TABLE 52. CHANNEL PROCESSING CONTROL (IWA = *001h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31:29
COF ENABLE. This is a serial carrier offser frequency control loaded through the DIN bus at the clock rate. The serial bits are shown
in table 53. MSB justified with unused LSBs zeroed. COF is shifted in one bit per clock, MSB first. COFSYNC is one-clock-wide,
active high pulse, asserted during the clock period before the first bit (MSB). The offset frequency is added to the center frequency
loaded by the
μ
P. The offset word is a 32-bit twos complement value.
0XX = disabled.
100 = 8 bits offset.
101 = 16 bits offset.
110 = 24 bits offset.
111 = 32 bits offset.
28:23
RESERVED. Set to 0.
22
HOIF INTERPOLATE BY 1.
1 = Set this bit to enable HOIF in the IHBF/RESAMPLER block. This is provided to use the HOIF as a phase (time) shift with no rate
change.
21
AGC BYPASS.
1 = bypass AGC;
0 = AGC enabled.
20
AGC TIMER ENABLE.
1 = timing counters in the AGC are enabled.
0 = timing counters in the AGC are disabled.
Note: Counters must be enabled if one of the timed modes is selected in register IWA = *008h.
19:17
CHANNEL INPUT SELECT.
000 = disabled.
001 = uP test register (IWA = 0002h) used as an input, always enabled.
010 = uP test register used as an input, enabled by a strobe at IWA = 0003h.
011 = reserved.
100 = AIN.
101 = BIN.
110 = CIN.
111 = DIN.
TABLE 53. COF and COFSYNC to DIN BIT
MAPPING
CHANNEL
COF
COFSYNC
0
DIN16
DIN15
1
DIN12
DIN11
2
DIN8
DIN7
3
DIN4
DIN3
ISL5416
相關(guān)PDF資料
PDF描述
ISL54200_07 USB 2.0 High/Full Speed Multiplexer
ISL54200IRUZ-T USB 2.0 High/Full Speed Multiplexer
ISL54200 USB 2.0 High/Full Speed Multiplexer
ISL54200IRZ USB 2.0 High/Full Speed Multiplexer
ISL54200IRZ-T USB 2.0 High/Full Speed Multiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL54200 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer
ISL54200_07 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer
ISL54200EVAL1Z 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ISL54200IRUZ-T 功能描述:IC USB SWITCH DUAL SPDT 10UTQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān),多路復(fù)用器,多路分解器 系列:- 標準包裝:2,500 系列:- 功能:視頻交叉點開關(guān) 電路:1 x 8:6 導(dǎo)通狀態(tài)電阻:- 電壓電源:單電源 電壓 - 電源,單路/雙路(±):3.135 V ~ 5.25 V 電流 - 電源:55mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:24-TSSOP 包裝:帶卷 (TR) 產(chǎn)品目錄頁面:1214 (CN2011-ZH PDF) 其它名稱:FMS6502MTC24XTR
ISL54200IRZ 功能描述:IC USB SWITCH DUAL SPDT 10TDFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān),多路復(fù)用器,多路分解器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:36 系列:- 功能:多路復(fù)用器 電路:2 x 4:1 導(dǎo)通狀態(tài)電阻:75 歐姆 電壓電源:單/雙電源 電壓 - 電源,單路/雙路(±):2 V ~ 12 V,±2 V ~ 6 V 電流 - 電源:- 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:20-SOIC W 包裝:管件