- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383134 > ISL5416KIZ (INTERSIL CORP) Four-Channel Wideband Programmable DownConverter PDF資料下載
參數(shù)資料
| 型號： | ISL5416KIZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | Four-Channel Wideband Programmable DownConverter |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA256 |
| 封裝： | 17 X 17 MM, LEAD FREE, PLASTIC, BGA-256 |
| 文件頁數(shù)： | 4/71頁 |
| 文件大?。?/td> | 1128K |
| 代理商： | ISL5416KIZ |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
4
Pin Descriptions
NAME
TYPE
INTERNAL
PULL-UP/DOWN
DESCRIPTION
POWER SUPPLY
Vcc
-
Positive Power Supply Voltage (core), 1.8V
±
0.09
VccIO
-
Positive Power Supply Voltage (I/O), 3.3V
±
0.165
GND
-
Ground, 0V.
INPUTS
Ain(16:0)
I
PULL DOWN
Parallel Data Input bus A. Sampled on the rising or falling edge (programmable) of clock when ENIA
is active (low). The bus order can be programmed (See IWA = 0*00h, bit 4).
Bin(16:0)
I
PULL DOWN
Parallel Data Input bus B. Sampled on the rising or falling edge (programmable) of clock when ENIB
is active (low). The bus order can be programmed (See IWA = 0*00h, bit 4).
Cin(16:0)
I
PULL DOWN
Parallel Data Input bus C. Sampled on the rising or falling edge (programmable) of clock when ENIC
is active (low). The bus order can be programmed (See IWA = 0*00h, bit 4).
Din(16:0)
I
PULL DOWN
Parallel Data Input bus D. Sampled on the rising or falling edge (programmable) of clock when ENID
is active (low). The bus order can be programmed (See IWA = 0*00h, bit 4).
ENIA
I
PULL DOWN
Input enable for Parallel Data Input bus A. Active low. This pin enables the input to the part in one of
two modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENIx is
asserted.
ENIB
I
PULL DOWN
Input enable for Parallel Data Input bus B. Active low. This pin enables the input to the part in one of
two modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENIx is
asserted.
ENIC
I
PULL DOWN
Input enable for Parallel Data Input bus C. Active low. This pin enables the input to the part in one of
two modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENIx is
asserted.
ENID
I
PULL DOWN
Input enable for Parallel Data Input bus D. Active low. This pin enables the input to the part in one of
two modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENIx is
asserted.
CONTROL
CLKA
I
PULL DOWN
Input clock for data bus A. CLKA or CLKC may be used for Ain(16:0).
CLKB
I
PULL DOWN
Input clock for data bus B. CLKB or CLKC may be used for Bin(16:0).
CLKC
I
Input clock for data bus C. CLKC is also the master clock for all channels of ISL5416
CLKD
I
PULL DOWN
Input clock for data bus D. CLKD or CLKC may be used for Din(16:0).
SYNCIn1
I
PULL DOWN
Global synchronization input signal 1. SYNCIn1 can update the carrier NCOs, reset decimation
counters, restart the filter, and restart the output section among other functions. For most of the
functional blocks, the response to SYNCIn1 is programmable and can be enabled or disabled.
SYNCIn2
I
PULL DOWN
Global synchronization input signal 2. SYNCIn2 can update the carrier NCOs, reset decimation
counters, restart the filter, and restart the output section among other functions. For most of the
functional blocks, the response to SYNCIn2 is programmable and can be enabled or disabled.
SYNCO
O
Synchronization Output Signal. The processing of multiple ISL5416 devices can be synchronized by
tying the SYNCO from one ISL5416 device (the master) to the SYNCIn of all the ISL5416 devices
(the master and slaves). An optional internal SYNCO to SYNCInX connection is provided.
RESET
I
PULL UP
Reset Signal. Active low. Asserting reset will halt all processing and set certain registers to default
values.
ISL5416
相關PDF資料 |
PDF描述 |
|---|---|
| ISL54200_07 | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRUZ-T | USB 2.0 High/Full Speed Multiplexer |
| ISL54200 | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRZ | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRZ-T | USB 2.0 High/Full Speed Multiplexer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL54200 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL54200IRUZ-T | 功能描述:IC USB SWITCH DUAL SPDT 10UTQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:- 標準包裝:2,500 系列:- 功能:視頻交叉點開關 電路:1 x 8:6 導通狀態(tài)電阻:- 電壓電源:單電源 電壓 - 電源，單路/雙路(±):3.135 V ~ 5.25 V 電流 - 電源:55mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:24-TSSOP 包裝:帶卷 (TR) 產品目錄頁面:1214 (CN2011-ZH PDF) 其它名稱:FMS6502MTC24XTR |
| ISL54200IRZ | 功能描述:IC USB SWITCH DUAL SPDT 10TDFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關，多路復用器，多路分解器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:36 系列:- 功能:多路復用器 電路:2 x 4:1 導通狀態(tài)電阻:75 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:- 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:20-SOIC W 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。