- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383134 > ISL5416KIZ (INTERSIL CORP) Four-Channel Wideband Programmable DownConverter PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL5416KIZ |
| 廠商： | INTERSIL CORP |
| 元件分類(lèi)： | 無(wú)繩電話/電話 |
| 英文描述： | Four-Channel Wideband Programmable DownConverter |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA256 |
| 封裝： | 17 X 17 MM, LEAD FREE, PLASTIC, BGA-256 |
| 文件頁(yè)數(shù)： | 37/71頁(yè) |
| 文件大?。?/td> | 1128K |
| 代理商： | ISL5416KIZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)當(dāng)前第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
37
TABLE 24. XOUT DATA VERSUS TIME SLOT ROUTING, TIME SLOTS 0, 1 (IWA = 0*01h)
RESET STATE = 0x00000000h
X = A, B, C, D (Descriptions below are for the channels 0/1 multiplexer IWA = 0101h (MUX 01AC). See figure 10 for corresponding signals
and buses for the other multiplexers)
P(31:0)
FUNCTION
31:30
RESERVED. Set to 0.
29:28
XOUT TIMING SOURCE. The output slot counter is started by a new sample from
00 = Channel 0
01 = Channel 1
10 = Channel 2
11 = Channel 3
This allows two output busses to be used by one channel if the other channel is disabled.
27
INVERT (ONES COMPLEMENT) XOUT BUS.
1 = ones complement XOUT(15:0). By setting this bit for BOUT or DOUT, the AOUT and BOUT and/or COUT and DOUT can provide
complementary output signals.
26
ASSERT FSYNCX DURING SLOT 1.
1 = assert FSYNCX for this time slot.
0 = no FSYNCX.
25
ENABLE TO Cout DURING SLOT 1. (OE_01C)
1 = route the data selected in 23:16 and SYNC enabled in bit 26 to the Cout and SYNCC pins. Provided for multiplexing A and B with
C and D channels.
24
ENABLE TO Aout DURING SLOT 1. (OE_01A)
1 = route the data selected in 23:16 and SYNC enabled in bit 26 to the Aout and SYNCA pins. Provided for multiplexing A and B with
C and D channels.
23:20
SLOT 1, HIGH BYTE. Data output from the A high byte multiplexer for slot 1. See Table 29
for coding.
19:16
SLOT 1, LOW BYTE. Data output from the A low byte multiplexer for slot 1. See Table 29 for coding.
15:11
RESERVED. Set to 0.
10
ASSERT FSYNCX DURING SLOT 0.
1 = assert FSYNCX for this time slot.
0 = no FSYNCX.
9
ENABLE TO Cout DURING SLOT 0.
1 = route the data selected in 7:0 and SYNC enabled in bit 10 to the Cout and SYNCC pins. Provided for multiplexing A and B with
C and D channels.
8
ENABLE TO Aout DURING SLOT 0.
1 = route the data selected in 7:0 and SYNC enabled in bit 10 to the Aout and SYNCA pins. Provided for multiplexing A and B with
C and D channels.
7:4
SLOT 0, HIGH BYTE. Data output from the A high byte multiplexer for slot 0. See Table 29
for coding.
3:0
SLOT 0, LOW BYTE. Data output from the A low byte multiplexer for slot 0. See Table 29 for coding.
TABLE 25. XOUT DATA VERSUS TIME SLOT ROUTING, TIME SLOTS 2, 3 (IWA = 0*02h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31:27
RESERVED. Set to 0.
26:16
SLOT 3 CONTROL (see Table 24)
15:11
RESERVED. Set to 0.
10:0
SLOT 2 CONTROL (see Table 24)
TABLE 26. XOUT DATA VERSUS TIME SLOT ROUTING, TIME SLOTS 4, 5 (IWA = 0*03h)
RESET STATE = 0x00000000h
P(31:0)
FUNCTION
31:27
RESERVED. Set to 0.
26:16
SLOT 5 CONTROL (see Table 24)
15:11
RESERVED. Set to 0.
10:0
SLOT 4 CONTROL (see Table 24)
ISL5416
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL54200_07 | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRUZ-T | USB 2.0 High/Full Speed Multiplexer |
| ISL54200 | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRZ | USB 2.0 High/Full Speed Multiplexer |
| ISL54200IRZ-T | USB 2.0 High/Full Speed Multiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL54200 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200_07 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer |
| ISL54200EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL54200IRUZ-T | 功能描述:IC USB SWITCH DUAL SPDT 10UTQFN RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 功能:視頻交叉點(diǎn)開(kāi)關(guān) 電路:1 x 8:6 導(dǎo)通狀態(tài)電阻:- 電壓電源:單電源 電壓 - 電源，單路/雙路(±):3.135 V ~ 5.25 V 電流 - 電源:55mA 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:24-TSSOP 包裝:帶卷 (TR) 產(chǎn)品目錄頁(yè)面:1214 (CN2011-ZH PDF) 其它名稱(chēng):FMS6502MTC24XTR |
| ISL54200IRZ | 功能描述:IC USB SWITCH DUAL SPDT 10TDFN RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:36 系列:- 功能:多路復(fù)用器 電路:2 x 4:1 導(dǎo)通狀態(tài)電阻:75 歐姆 電壓電源:單/雙電源 電壓 - 電源，單路/雙路(±):2 V ~ 12 V，±2 V ~ 6 V 電流 - 電源:- 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:20-SOIC W 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。