- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383133 > ISL5216 (Intersil Corporation) Four-Channel Programmable Digital DownConverter PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL5216 |
| 廠商： | Intersil Corporation |
| 英文描述： | Four-Channel Programmable Digital DownConverter |
| 中文描述： | 四通道可編程數(shù)字下變頻器 |
| 文件頁(yè)數(shù)： | 4/65頁(yè) |
| 文件大?。?/td> | 1384K |
| 代理商： | ISL5216 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
4
Pin Descriptions
NAME
TYPE
DESCRIPTION
POWER SUPPLY
VCC1
-
Positive Power Supply Voltage (core), 2.5V
±
0.125
VCC2
-
Positive Power Supply Voltage (I/O), 3.3V
±
0.165
GND
-
Ground, 0V.
INPUTS
A(15:0), Am1
I
Parallel Data Input bus A. Sampled on the rising edge of clock when ENIA is active (low). Am1 has internal
weak pull down.
B(15:0), Bm1
I
Parallel Data Input bus B. Sampled on the rising edge of clock when ENIB is active (low). Bm1 has internal
weak pull down.
C(15:0), Cm1
I
Parallel Data Input bus C. Sampled on the rising edge of clock when ENIC is active (low). Cm1 has internal
weak pull down.
D15
I
Parallel Data Input D15 or tuner channel 0 COF.
D14
I
Parallel Data Input D14 or tuner channel 0 COFSync.
D13
I
Parallel Data Input D13 or tuner channel 0 SOF.
D12
I
Parallel Data Input D12 or tuner channel 0 SOFSync.
D11
I
Parallel Data Input D11 or tuner channel 1 COF.
D10
I
Parallel Data Input D10 or tuner channel 1 COFSync.
D9
I
Parallel Data Input D9 or tuner channel 1 SOF.
D8
I
Parallel Data Input D8 or tuner channel 1 SOFSync.
D7
I
Parallel Data Input D7 or tuner channel 2 COF.
D6
I
Parallel Data Input D6 or tuner channel 2 COFSync.
D5
I
Parallel Data Input D5 or tuner channel 2 SOF.
D4
I
Parallel Data Input D4 or tuner channel 2 SOFSync.
D3
I
Parallel Data Input D3 or tuner channel 3 COF.
D2
I
Parallel Data Input D2 or tuner channel 3 COFSync.
D1
I
Parallel Data Input D1 or tuner channel 3 SOF.
D0
I
Parallel Data Input D0 or tuner channel 3 SOFSync.
Dm1
I
Parallel Data Input Dm1 for extended floating point input modes. Dm1 has internal weak pull down.
ENIA
I
Input enable for Parallel Data Input bus A. Active low. This pin enables the input to the part in one of two
modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted.
ENIB
I
Input enable for Parallel Data Input bus B. Active low. This pin enables the input to the part in one of two
modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted.
ENIC
I
Input enable for Parallel Data Input bus C. Active low. This pin enables the input to the part in one of two
modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted.
ENID
I
Input enable for Parallel Data Input bus D. Active low. This pin enables the input to the part in one of two
modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted.
CONTROL
CLK
I
Input clock. All processing in the ISL5216 occurs on the rising edge of CLK.
SYNCI
I
Global synchronization input signal. Used to align the processing with an external event or with other ISL5216
or HSP50216 devices. SYNCI can update the carrier NCO, reset decimation counters, restart the filter
compute engine, and restart the output section among other functions. For most of the functional blocks, the
response to SYNCI is programmable and can be enabled or disabled. This signal is connected to all four
channels and is included for backward compatibility with HSP50216 designs.
SYNCI0
I
Synchronization input signal for channel 0. Same functions as SYNCI but connects only to channel 0. This pin
is internally pulled low to allow it to be left unconnected.
SYNCI1
I
Synchronization input signal for channel 1. Same functions as SYNCI but connects only to channel 1. This pin
is internally pulled low to allow it to be left unconnected.
SYNCI2
I
Synchronization input signal for channel 2. Same functions as SYNCI but connects only to channel 2. This pin
is internally pulled low to allow it to be left unconnected.
ISL5216
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5217EVAL1 | Quad Programmable Up Converter |
| ISL5217KI | Quad Programmable Up Converter |
| ISL5217 | Quad Programmable Up Converter |
| ISL5217KIZ | Quad Programmable Up Converter |
| ISL5314INZ | Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5216_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Four-Channel Programmable Digital DownConverter |
| ISL5216_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Four-Channel Programmable Digital Downconverter |
| ISL5216EVAL1 | 功能描述:EVALUATION BOARD FOR ISL5216KI RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| ISL5216KI | 功能描述:上下轉(zhuǎn)換器 QUAD DIGITAL DOWNCONVERTER,IND TEMP,0.8M RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5216KI-1 | 功能描述:上下轉(zhuǎn)換器 QUAD DIGITAL DOWNCONVERTER,IND TEMP,1.OMM PITCH BGA PACKAG RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。