- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383133 > ISL5216 (Intersil Corporation) Four-Channel Programmable Digital DownConverter PDF資料下載
參數(shù)資料
| 型號： | ISL5216 |
| 廠商： | Intersil Corporation |
| 英文描述： | Four-Channel Programmable Digital DownConverter |
| 中文描述： | 四通道可編程數(shù)字下變頻器 |
| 文件頁數(shù)： | 32/65頁 |
| 文件大?。?/td> | 1384K |
| 代理商： | ISL5216 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
32
JTAG
JTAG: The IEEE1149.1 Joint Test Action Group boundary
scan standard operational codes shown in Table 3 below are
supported. A separate application note is available with
implementation details.
Built in Self Test
Self-test is initiated by resetting the part and loading a given
configuration register set and filter coefficient set. The self-
test replaces the user programmed input with a PN
sequence and calculates a 16 bit signature from the output
data. This signature is compared to a user-provided
signature and the result is provided as a bit in the status
register. The BIST procedure is as follows:
1. Configure the part as described in “Recommended
ISL5216 configuration procedure following a hardware
reset” above.
2. (optional) Load the 16 bit comparison signature into GWA
F80BH bits 15:0. This value will be compared to the
device-calculated signature and reported in the status
register. The device-calculated signature may also be
read and the comparison performed in the user’s
microcontroller.
3. Write 00000000H to F019H to perform a software reset
of all channels.
4. Write 00000001H to GWA F800H to start the first phase
of the self test.
5. Wait until bit 0 of F800H is cleared indicating the first
phase of self test has completed.
6. Write 00000000H to F019H to reset all channels again.
7. Write 00000001H to GWA F800H to start the second
phase of the self test.
8. Wait until bit 0 of F800H is cleared indicating the second
phase of self test has completed.
9. If a comparison signature has been supplied (step 2), bit
12 of the status register (direct read address register 3) is
set to 1 if the signature matches the ISL5216-generated
signature.
10. The ISL5216-generated signature may be read from
GWA F80BH bits 31:16. The user-supplied signature
(step 2) may be also be read back from bits 15:0.
Filter Compute Engine Data RAM Test
The ISL5216 provides read / write access to the data RAM
used by a channel’s filter compute engine. To access the
data RAM for testing, set bit 15 of GWA F800H. Data must
be written to the RAM in Q / I pairs - 24 bit Q first, then 24 bit
I. Q and I samples are written to the RAM using the indirect
addresses shown in the table below (see
To Write to the
Internal Registers
above for the indirect write procedure).
Reading of the registers may occur in any order. The table
below provides the valid address range in data RAM test
mode. Note that addresses *000H - *6FFH are valid with the
exception of *300H - *3FFH. * = 0, 1, 2, or 3 for channels 0
through 3, respectively. F800H bit 15 must be cleared after
data RAM testing to return to normal operation.
TABLE 3. JTAG OP CODES SUPPORTED
INSTRUCTION
OP CODE
EXTEST
0000
IDCODE
0001
SAMPLE/PRELOAD
0010
INTEST
0011
BYPASS
1111
DATA RAM ADDRESS MAP
INDIRECT ADDRESS (Note 18)
DATA
*000H
Q sample 0
*001H
I sample 0
*002H
Q sample 1
*003H
I sample 1
:
:
*2FEH
Q sample 767
*2FFH
I sample 767
*300H - *3FFH
unused
*400H
Q sample 768
*401H
I sample 768
*402H
Q sample 769
*403H
I sample 769
:
:
*6FEH
Q sample 1535
*6FFH
I sample 1535
*700H - *7FFH
unused
NOTE:
18. Denotes 0, 1, 2 or 3 for channels 0 - 3, respectively.
ISL5216
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL5217EVAL1 | Quad Programmable Up Converter |
| ISL5217KI | Quad Programmable Up Converter |
| ISL5217 | Quad Programmable Up Converter |
| ISL5217KIZ | Quad Programmable Up Converter |
| ISL5314INZ | Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL5216_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Four-Channel Programmable Digital DownConverter |
| ISL5216_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Four-Channel Programmable Digital Downconverter |
| ISL5216EVAL1 | 功能描述:EVALUATION BOARD FOR ISL5216KI RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件，板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796 |
| ISL5216KI | 功能描述:上下轉(zhuǎn)換器 QUAD DIGITAL DOWNCONVERTER,IND TEMP,0.8M RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
| ISL5216KI-1 | 功能描述:上下轉(zhuǎn)換器 QUAD DIGITAL DOWNCONVERTER,IND TEMP,1.OMM PITCH BGA PACKAG RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。