- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384519 > ISL1209 (Intersil Corporation) Low Power RTC with Battery Backed SRAM and Event Detection PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL1209 |
| 廠商： | Intersil Corporation |
| 英文描述： | Low Power RTC with Battery Backed SRAM and Event Detection |
| 中文描述： | 低功耗RTC與電池供電SRAM和事件檢測 |
| 文件頁數(shù)： | 15/24頁 |
| 文件大?。?/td> | 416K |
| 代理商： | ISL1209 |
15
FN6109.1
September 27, 2005
EVENT INPUT TIME BASE HYSTERESIS SELECTION
BITS (EHYS<1:0>)
These two bits select the time base hysteresis of the EVIN
pin to filter bouncing or noise of external event detection
circuits. The time filter can be set between 0 to 31.25 ms.
EVENT DETECT ENABLE BIT (EVEN)
This bit enables/disables the Event Detect function of the
ISL1209. When this bit is set to “1”, the Event Detect is
active. When this bit is cleared to “0”, the Event Detect is
disabled.
RTC HALT ON EVENT DETECT BIT (RTCHLT)
This bit sets the RTC registers to continue or halt counting
upon an Event Detect triggered by the EV pin. The time
keeping function will cease when RTCHLT is set to “1”, the
RTC will discontinue incrementing if an event is detected.
Counting will resume when there is a valid write to the to the
RTC registers (i.e. time set). The RTCHLT is cleared to “0”
after the write to the RTC registers.
Note: This function requires that the event detection is
enabled (see EVEN bit).
EVENT OUTPUT IN BATTERY MODE ENABLE BIT
(EVBATB)
This bit enables/disables the EVDET pin during battery
backup mode (i.e. V
BAT
pin supply ON). When the EVBATB
is set to “1”, the Event Detect Output is disabled in battery
backup mode. When the EVBATB is cleared to “0”, the Event
Detect output is enabled in battery backup mode.This
feature can be used to save power during battery mode.
EVENT CURRENT SOURCE ENABLE BIT (EVIENB)
This bit enables/disables the internal pullup current source
used for the EVIN pin. When the EVIENB bit is set to “1”, the
pullup current source is always disabled. When the EVIENB
bit is cleared to “0”, the pullup current source is enabled
(current source is approximately 1μA).
Analog Trimming Register
ANALOG TRIMMING REGISTER (ATR<5:0>)
Six analog trimming bits,
ATR0
to
ATR5
, are provided in
order to adjust the on-chip load capacitance value for
frequency compensation of the RTC. Each bit has a different
weight for capacitance adjustment. For example, using a
Citizen CFS-206 crystal with different ATR bit combinations
provides an estimated ppm adjustment range from -34 to
+80ppm to the nominal frequency compensation. The
combination of analog and digital trimming can give up to -94
to +140ppm of total adjustment.
The effective on-chip series load capacitance, C
LOAD
,
ranges from 4.5pF to 20.25pF with a mid-scale value of
12.5pF (default). C
LOAD
is changed via two digitally
controlled capacitors, C
X1
and C
X2
, connected from the X1
and X2 pins to ground (see Figure 11). The value of C
X1
and
C
X2
is given by the following formula:
The effective series load capacitance is the combination of
C
X1
and C
X2
:
For example, C
LOAD
(ATR=00000) = 12.5pF,
C
LOAD
(ATR=100000) = 4.5pF, and C
LOAD
(ATR=011111) =
20.25pF. The entire range for the series combination of load
capacitance goes from 4.5pF to 20.25pF in 0.25pF steps.
Note that these are typical values.
BATTERY MODE ATR SELECTION (BMATR <1:0>)
Since the accuracy of the crystal oscillator is dependent on
the V
DD
/V
BAT
operation, the ISL1209 provides the capability
to adjust the capacitance between V
DD
and V
BAT
when the
device switches between power sources.
TABLE 11.
EHYS1
EHYS0
Time Base Hysteresis
0
0
0 (pullup always on)
0
1
3.9ms
1
0
15.625ms
1
1
31.25ms
TABLE 12.
BMATR1
BMATR0
DELTA
CAPACITANCE
(C
BAT
TO C
VDD
)
0
0
0pF
0
1
-0.5pF (
≈
+2ppm)
1
0
+0.5pF (
≈
-2ppm)
1
1
+1pF (
≈
-4ppm)
FIGURE 11. DIAGRAM OF ATR
C
X1
X1
X2
Crystal
Oscillator
C
X2
CX
16 b5
8 b4
4 b3
2 b2
1 b1
0.5 b0
9
+
+
+
+
+
+
(
)
pF
=
CLOAD
C
X1
----------
C
X2
----------
+
----------------------------------
=
CLOAD
-----------------------------------------------------------------------------------------------------------------------------
9
+
pF
=
ISL1209
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL1209IU10-TK | Low Power RTC with Battery Backed SRAM and Event Detection |
| ISL1209IU10Z | Low Power RTC with Battery Backed SRAM and Event Detection |
| ISL22416 | Low Noise, Low Power, SPI Bus, 128 Taps(低噪聲,低功率，SPI總線, 128抽頭電位器) |
| ISL22419 | Low Noise, Low Power, SPI Bus, 128 Taps, Wiper Only(低噪聲,低功率，SPI總線, 128抽頭電位器) |
| ISL22426 | Low Noise, Low Power, SPI Bus, 128 Taps(低噪聲,低功率，SPI總線, 128抽頭電位器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL1209_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM and Event Detection |
| ISL1209EVAL | 制造商:Intersil Corporation 功能描述:ISL1209 EVALUATION BOARD - Bulk |
| ISL1209EVALZ | 制造商:Intersil Corporation 功能描述:ISL1209EVALZ (PB-FREE ) EVALUATION BOARD - ROHS COMPLIANT - Rail/Tube |
| ISL1209IP18 | 制造商:Intersil Corporation 功能描述:LOW POWER RTC WITH BATTERY BACKED SRAM PDIP 18 - Rail/Tube |
| ISL1209IU10 | 功能描述:IC RTC/CALENDAR I2C 10-MSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 實(shí)時(shí)時(shí)鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/日歷 特點(diǎn):警報(bào)器，閏年，SRAM 存儲(chǔ)容量:- 時(shí)間格式:HH:MM:SS（12/24 小時(shí)） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。