- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360993 > ISD-SR3000 PDF資料下載
參數(shù)資料
| 型號： | ISD-SR3000 |
| 文件頁數(shù)： | 50/120頁 |
| 文件大?。?/td> | 1293K |
| 代理商： | ISD-SR3000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
2-9
2—SOFTWARE
ISD-SR3000
ISD
Note:
When a command has a return value, the ISD-SR3000 transmits bytes of the return value instead
of the echo value.
The ISD-SR3000 transmits a byte as an echo when it receives the value 0xAA from the host
controller. Upon detection of an error, the ISD-SR3000 activates the MWRQST signal and sets
the ERR_COMM bit in the error word.
2.6
The ISD-SR3000 memory is externally stored on a ROM or a FLASH device. These devices
are addressed through an Expansion Memory mechanism containing four registers that yields
to a 20 bit address bus, A(0:19), and 16 bit of data bus, D(0:15). For a detailed description and
references, please refer to section 1.2.7.
MEMORY INTERFACE
2.7
CODEC INTERFACE
2.7.1
The ISD-SR3000 processor supports two operational modes: the master mode and the slave
mode. In master mode, the ISD-SR3000 provides the clock and the synchronization signals. It
supports a list of single channel and dual channel CODECs, as listed in Table 1-4. In slave
mode, the control signals are provided by an external source.
SUPPORTED FUNCTIONALITY
The CODEC interface is designed to exchange data in short frame format as well as in long
frame format. The channel width may be either 8 bits (u-Law format or A-Law format), or 16 bits
(linear format). In slave mode the clock may be divided by two, if required (two bit rate clock
mode). The ISD-SR3000 processor supports up to 2 voice channels.
See “THE CODEC INTERFACE” on
page 1-7
for a detailed description of the supported CO-
DEC devices and the hardware connectivity.
Use the CFG command to define the CODEC mode (master or slave), the data frame format
(short or long), the channel width (8 bits or 16 bits), the clock bit rate (single or dual) and the
number and type of CODEC (one or two, single channel or dual channel).
See “SR3000 pro-
cessor commands--quick reference table” on page 2-16
.
2.8
Speech output is the technology that is used to create messages or prompts out of predefined
words and phrases stored in a vocabulary.
SPEECH OUTPUT (AUDIO PROMPTS)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISD1100SERIES | ISD1110/ISD1112 Part2 |
| ISD1200SERIES | ISD1210/ISD1212 Part3 |
| ISD1400_1 | |
| ISD1400_2 | |
| ISD1400_3 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISD-T266SA/J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SA/Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SC/J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SC/Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
| ISD-T266SP/J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。