參數(shù)資料
型號(hào): ISD-SR3000
文件頁(yè)數(shù): 13/120頁(yè)
文件大?。?/td> 1293K
代理商: ISD-SR3000
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
1-8
1—HARDWARE
ISD-SR3000
Voice Solutions in Silicon
used in digital telephony (i.e., ISDN or DECT lines). The slave mode is implemented with re-
spect to IOM-2
TM
/CGI specifications.
See Table 1-4 for CODEC options for the ISD-SR3000 (ISD supports compatible CODECS in
addition to those listed below).
The CODEC interface supports the following features:
This CODEC interface uses five signals: CDIN, CDOUT, CCLK, CFSO, and CFS1. The CDIN,
CDOUT, CCLK, and CFSO pins are connected to the first CODEC. The second CODEC (for
speakerphone applications) is connected to CDIN, CDOUT, CCLK, and CFS1 pins. Data is
transferred to the CODEC (for speakerphone applications) through the CDOUT output pin.
Data is read from the CODEC through the CDIN input pin. The CCLK and CFSO pins are output
in Master mode and input in Slave mode. The CFS1 is an output pin.
Master Mode or Slave Mode.
8- or 16-bit channel width.
Long (variable) or short (fixed) frame protocol.
Single or double bit clock rate.
Single or dual channel CODECS
One or two CODECS
Multiple clock and sample rates.
One or two frame sync signals
SHORT FRAME PROTOCOL
When the short frame protocol is configured, eight or sixteen data bits are exchanged with each
CODEC in each frame (i.e., the CFSO cycle). Data transfer begins when CFSO is set to 1 for
one CCLK cycle. The data is then transmitted, bit by bit, via the CDOUT pin. Concurrently, the
received data is shifted in through the CDIN pin. Data is shifted one bit per CCLK cycle. After
the last bit has been shifted, CFS1 is set to 1 for one CCLK cycle. Then, the data from the sec-
ond CODEC is shifted out via CDOUT, concurrently with the inward shift of the data received
via CDIN.
LONG FRAME PROTOCOL
When long frame protocol is configured, eight or sixteen data bits are exchanged with each CO-
DEC, as for the short frame protocol. However, for the long frame protocol, data transfer starts
by setting CFSO to 1 for eight or sixteen CCLK cycles. Short or long frame protocol is available
in both Master and Slave modes.
相關(guān)PDF資料
PDF描述
ISD1100SERIES ISD1110/ISD1112 Part2
ISD1200SERIES ISD1210/ISD1212 Part3
ISD1400_1
ISD1400_2
ISD1400_3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISD-T266SA/J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder
ISD-T266SA/Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder
ISD-T266SC/J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder
ISD-T266SC/Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder
ISD-T266SP/J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Solid-State Recorder