- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4578 > IDT88P8344BHGI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF資料下載
參數(shù)資料
| 型號： | IDT88P8344BHGI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 7/98頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
| 其它名稱： | 88P8344BHGI |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
15
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
3.1.2 SPI-3 egress
- All fragments will be of a programmable equal length with the exception
of EOP fragment which may be shorter
LID to LP map
- 64 entries, one per LID, for each SPI-3 egress port
- LP enable control
Multiple burst enable
- Allows more than one burst to be sent to an LP.
Poll length
- For use when in Link mode and when using the packet level mode
- Causes polling of the PHY for the logical ports associated to LIDs ranging
from [0 up to POLL_LENGTH] to find logical ports that can accept data
- Range is 0-63
Loopback enable
- Enables loopback from SPI-3 physical interface to same SPI-3 physical
interface for test purposes
Data memory egress control
The SPI-3 egress port descriptor table (block_base 0x1700) for both paths
out of the data memory. The function of the SPI-3 egress port descriptor table
(block_base 0x1700) is to define where data goes after exiting the main data
memory. There are four options configurable:
- SPI-3
- SPI-4
- Capture
- Discard
Maximum number of memory segments
- Defines the largest BUFFER available to a LP / LID
- Each segment is 256 bytes
- Range 1 – 508 in increments of one segment
SPI-3 egress interface configuration
SPIExchangeallowsforapauseatleasttwocyclesofE_FCLKbetween
successivetransfers.
SPI Exchange allows for over clocking for a higher clock frequency
supported as opposed to the one defined by the SPI-3 implementation
agreement.
TheLinkmodeisselectedbytheLinkflagintheSPI-3generalconfiguration
register.
The interface operates in PACKET mode or BYTE mode as defined by
the PACKET flag in the SPI-3 general configuration register.
SPI Exchange generates even or odd parity over E_DATA[7/31:0] on
the E_PRTY signal as defined by the EVEN flag in the Table 50, SPI-3 general
configurationregister(register_offset=0x00).
SPIExchangeoptionallygeneratestwodummycyclesafterassertionof
the STX signal. The option is enabled by the STX_SPACING flag in the Table
50, SPI-3 general configuration register (register_offset=0x00).
SPIExchangeoptionallygeneratestwodummycyclesafterassertionof
an EOP signal. The option is enabled by the EOP_SPACING flag in the Table
50, SPI-3 general configuration register (register_offset=0x00).
SPI-3 egress interface errors
A clock available process detects an E_FCLK cycle within a 64 MCLK clock
cycle period. The result of this process is reported in the E_FCLK_AV flag in
Table 58, SPI-3 egress fill level register (Block_base 0x0700 +
Register_offset=0x03).
Astatuschangefromtheclockavailablestatustotheclocknotavailablestatus
generates a maskable SPI-3 egress clock unavailable interrupt indication,
SPI3_ECLK_UN, in Table 62-Non LID associated interrupt indication register
(Block_Base 0x0C00 + Register_offset 0x0C).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ESM44DRAS | CONN EDGECARD 88POS R/A .156 SLD |
| ASM28DSAS | CONN EDGECARD 56POS R/A .156 SLD |
| ESC60DRTN-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| ESC60DRTH-S93 | CONN EDGECARD 120PS DIP .100 SLD |
| MIC5232-3.3YML TR | IC REG LDO 3.3V 10MA 6-MLF |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89H10T4BG2ZBBCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。