參數(shù)資料
型號： IDT88P8344BHGI
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 49/98頁
文件大?。?/td> 0K
描述： IC SPI3-SPI4 EXCHANGE 820-PBGA
標(biāo)準(zhǔn)包裝： 24
系列： *
其它名稱： 88P8344BHGI
53
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
I_SYNCH_EN
SPI-4 ingress data path has transitioned from out of
synchronization to in synchronization condition interrupt indication enable.
0=Disable synchronization interrupt
1=Enable synchronization interrupt
I_BUS_ERR_EN
SPI-4 ingress bus error interrupt indication enable.
0=Disable bus error interrupt
1=Enable bus error interrupt
SPI4_INACTIVE_TRANSFER_EN SPI-4ingressinactivetransferinter-
rupt indication enable.
0=Disable inactive transfer interrupt
1=Enable inactive transfer interrupt
DCLK_UN_EN SPI-4 ingress data clock has transitioned from available
to an unavailable condition interrupt indication enable.
0=Disable unavailable interrupt
1=Enable unavailable interrupt
E_DIP_ERR_EN
SPI-4 egress DIP-2 error interrupt indication enable
on the SPI-4 egress status channel.
0=Disable DIP-2 error interrupt
1=Enable DIP-2 error interrupt
E_SYNCH_EN SPI-4 egress status channel has transitioned from out of
synchronization to in synchronization condition interrupt indication enable.
0=Disable synchronization interrupt
1=Enable synchronization interrupt
SCLK_UN_EN SPI-4egressstatusclockhastransitionedfromavailable
to an unavailable condition interrupt indication enable. SCLK_UN_EN should
be written as a zero if using a SPI-4 egress LVTTL status clock that is less than
one-half of the MCLK frequency. The SCLK_UN_I interrupt indication is not
usable in this case.
0=Disable unavailable interrupt
1=Enable unavailable interrupt
Module status register (0x24 to 0x27 in the direct
accessed space)
Field
Bits
Length
Initial Value
SPI-34_CAPTURE
0
1
0
SPI-43_CAPTURE
1
0
SPI-34_INSERT
2
1
0
SPI-43_INSERT
3
1
0
PMON
4
1
0
Reserved
7:5
3
0
TABLE 42 - MODULE STATUS REGISTER (0x24 TO
0x27 IN THE DIRECT ACCESSED SPACE)
The Module Status registers (0x24 to 0x27 in the direct accessed space)
have read and write access, and interrupt status fields are cleared by a
microprocessor write cycle, where a logical one must be written to clear the
field(s) targeted, except for the PMON field, which can not be cleared.
TheModuleStatusregistersaresecondaryinterruptstatusregistersandcan
only be active if the corresponding field is active in the Primary Interrupt Status
Register (Direct 0x2C):
Module Status Register 0x24 is for module A, and can only be active if the
MODULE_A field is active in the Primary Interrupt Status Register.
Module Status Register 0x25 is for module B, and can only be active if the
MODULE_B field is active in the Primary Interrupt Status Register.
Module Status Register 0x26 is for module C, and can only be active if the
MODULE_C field is active in the Primary Interrupt Status Register.
Module Status Register 0x27 is for module D, and can only be active if the
MODULE_D field is active in the Primary Interrupt Status Register.
SPI-34_CAPTURE
SPI-3 ingress to SPI-4 egress capture event inter-
ruptindication.
0=No capture event
1=Buffer is ready for reading by the microprocessor
SPI-43_CAPTURE
SPI-4ingresstoSPI-3egresscaptureeventinterrupt
indication.
0=No capture event
1=Buffer is ready for reading by the microprocessor
SPI-34_INSERT SPI-3 ingress to SPI-4 egress insert event interrupt
indication.
0=No insert event
1=Buffer is ready for writing by the microprocessor
SPI-43_INSERT
SPI-4 ingress to SPI-3 egress insert event interrupt
indication.
0=No insert event
1=Buffer is ready for writing by the microprocessor
PMON PerformanceMonitoreventinterruptindication.Writingtothisfieldhas
noeffect.
0=No PMON event
1=PMON event is ready for reading by the microprocessor
Module enable register (0x28 to 0x2B in the direct
accessed space)
The Module Enable registers (0x28 to 0x2B in the direct accessed space)
have read and write access.
Module Enable Register 0x28 is for module A.
Module Enable Register 0x29 is for module B.
Module Enable Register 0x2A is for module C.
Module Enable Register 0x2B is for module D.
Field
Bits
Length
Initial Value
SPI-34 CAPTURE_EN
0
1
0
SPI-43 CAPTURE_EN
1
0
SPI-34 INSERT_EN
2
1
0
SPI-43 INSERT_EN
3
1
0
PMON_EN
4
1
0
Reserved
7:5
3
0
TABLE 43 - MODULE ENABLE REGISTER (0x28 TO
0x2B IN THE DIRECT ACCESSED SPACE)
相關(guān)PDF資料
PDF描述
ESM44DRAS CONN EDGECARD 88POS R/A .156 SLD
ASM28DSAS CONN EDGECARD 56POS R/A .156 SLD
ESC60DRTN-S93 CONN EDGECARD 120PS DIP .100 SLD
ESC60DRTH-S93 CONN EDGECARD 120PS DIP .100 SLD
MIC5232-3.3YML TR IC REG LDO 3.3V 10MA 6-MLF
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT88P8344BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT89H10T4BG2ZBBC 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBC8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBCG 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT89H10T4BG2ZBBCG8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*