參數(shù)資料
型號(hào)： IDT88P8344BHGI
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 64/98頁(yè)
文件大小： 0K
描述： IC SPI3-SPI4 EXCHANGE 820-PBGA
標(biāo)準(zhǔn)包裝： 24
系列： *
其它名稱： 88P8344BHGI
67
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
TABLE 83 - SPI-4 TO SPI-3 PFP REGISTER (0x00)
Field
Bits
Length
Initial Value
NR_LID
2:0
3
0b011
Reserved
7:3
5
0x00
TABLE 84 - NR_LID FIELD ENCODING
NR_LID
Maximum Number
Maximum Buffer Segments
of LIDs
for a LID
0b000
1
508
0b001
4
256
0b010
8
128
0b011
16
64
0b100
32
0b101
64
16
9.3.14 Block base 0x1900 registers
SPI-4 to SPI-3 PFP register (Block_base 0x1900 +
Register_Offset 0x00)
TheSPI-4ingresstoSPI-3egressPacketFragmentProcessorregisters are
at Block_Base 0x1900 + Register_offset 0x00. A SPI-4 to SPI-3 PFP Register
has read and write access. The bit fields of a SPI-4 to SPI-3 PFP Register are
described.
NR_LID
The maximum number of LIDs per SPI-3 physical inter-
facethatwilleverbeusedisprogrammedintotheNR_LIDfield.Onceconfigured
after reset, this value can not be changed. Fewer LIDs can be used by not
activating some of the LIDs, but more LIDs than the value in NR_LID are not
allowed and will generate an error. The NR_LID field is important, as the buffer
segment pool is divided among the number of LIDs programmed into the
NR_LID field.
A128KbyteSPI-4toSPI-3buffersegmentpoolforstoringpacketfragments
for a SPI-3 egress is available per SPI-3 physical port. A configurable part of
the buffer segment pool can be assigned to each of the LIDs, as determined by
the NR_LID value, per SPI-3 physical interface. The buffer size (M) for a LID
can be configured in multiples of 256 bytes. Modifications of the buffer size
allocatedtoaLIDaresupportedonlywhenthelogicalportassociatedtotheLID
is disabled. Attempts to allocate more memory than available will generate an
allocation error event. The indirect access module will discard the attempt.
The 128 Kbyte SPI-4 to SPI-3 buffer segment pool is divided into 508 buffer
segments.Eachbuffersegmentisequalto256bytes.Thebuffersegmentsare
shared among the number of logical ports defined by the static NR_LID
configuration. The buffer segments do not have to be equally shared among
theallocatedLIDs.Onebuffersegmentcorrespondstoapacketfragmenttobe
forwarded to a SPI-3 egress physical interface.
Anexampleoftheuseofthebuffersegmentpoolfollows.ForaSPI-3egress
interface that will never have more than eight LIDs, set the NR_LID field for this
interfaceto0x02.Thisallows128buffersegmentsforaLIDwiththetotalnumber
of buffer segments for all eight LIDs equal to 508.
Let’s say you want only 24 (base 10) buffer segments for one of the LIDs.
Program field M for that LID to 0x018 (24 base 10). Let’s say you want to set
the per-LID starving backpressure for the SPI-4 ingress interface when 20 of
the 24 allocated buffers for this LID are full. In other words, you want to assert
SPI-4 ingress starving when only 4 segments remain for this LID. Since
M=0x018, N=1 from the description of the M field above [Block_base 0x1800].
Setting the FREE_SEGMENT_S field to 4 then yields the desired
THRESHOLD_S of 4. Similarly, to set the per-LID SPI-4 ingress hungry
threshold,THRESHOLD_H,totripwhenonly6buffersegmentsremainforthis
LID, program the FREE_SEGMENT_H field for this LID to 6.
相關(guān)PDF資料
PDF描述
ESM44DRAS CONN EDGECARD 88POS R/A .156 SLD
ASM28DSAS CONN EDGECARD 56POS R/A .156 SLD
ESC60DRTN-S93 CONN EDGECARD 120PS DIP .100 SLD
ESC60DRTH-S93 CONN EDGECARD 120PS DIP .100 SLD
MIC5232-3.3YML TR IC REG LDO 3.3V 10MA 6-MLF
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT88P8344BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT89H10T4BG2ZBBC 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBC8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBCG 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT89H10T4BG2ZBBCG8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*