国产综合成人久久大片,成年男人永久免费看片,黄色网站

您好，
買賣IC網(wǎng)歡迎您。
請登錄
免費注冊

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17024 > HW-V5-ML561-UNI-G-J (Xilinx Inc)EVALUATION PLATFORM VIRTEX-5 PDF資料下載

參數(shù)資料

型號：	HW-V5-ML561-UNI-G-J
廠商：	Xilinx Inc
文件頁數(shù)：	87/91頁
文件大?。?/td>	0K
描述：	EVALUATION PLATFORM VIRTEX-5
產(chǎn)品變化通告：	Development Systems Discontinuation 16/Jan/2012
標準包裝：	1
系列：	Virtex®-5 LXT
類型：	FPGA
適用于相關(guān)產(chǎn)品：	XC5VLX50T-FFG1136
所含物品：	評估平臺，線纜，CD，小型閃存卡，DDR2 DIMM，- 不包括電源 -

Virtex-5 FPGA Data Sheet: DC and Switching Characteristics

DS202 (v5.3) May 5, 2010

www.xilinx.com

Product Specification

05/18/07

3.1

Added typical values for n and r in Table 3.

Revised and added values to Table 4.

Revised standard I/O levels in Table 7.

Additions and updates to Table 26, Table 28, Table 29, Table 30, Table 48, Table 32, Table 33, Table 34,

and Table 35.

Added Ethernet MAC Switching Characteristics, page 25.

Changed the design software version that matches this data sheet above Table 54 on page 30.

Added new section: I/O Standard Adjustment Measurement Methodology, page 37.

In Switching Characteristics, the following values are revised:

LVTTL, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).

LVCMOS33, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).

LVCMOS25, Slow and Fast, 2 mA and 4 mA, and Fast 12 mA (Table 56).

LVCMOS18, Slow and Fast, 2 mA, 4 mA, and 6 mA (Table 56).

LVCMOS15 and LVCMOS12, Slow and Fast, 2 mA (Table 56).

TIDOCK and TIDOCKD in Table 60.

Setup/Hold for Control Lines and Data Lines in Table 62.

Add TIDELAYPAT_JIT and revised TIDELAYRESOLUTION in Table 64, page 44 and added Notes 1 and 2.

Revised TRCK page 45 and removed TCKSR Table 65, page 44.

Replaced TTWC with TMCP symbol in Table 66, page 46.

Revised TCECK in Table 67.

Revised TRCKO_FLAGS and TRDCK_DI_ECC encode only in Table 68.

Revised Hold Times of Data/Control Pins to the Input Register Clock.

Setup/Hold times of {PCIN, CARRYCASCIN, MULTSIGNIN} input to P register CLK. Hold times of

some of the CE pins. Hold times of some of the RST pins. Hold times of {A, B} input to {P,

CARRYOUT} output using multiplier and {ACIN, BCIN} input to {P, CARRYOUT} output using

multiplier, CLK (AREG, BREG) to {P, CARRYOUT} output using multiplier, in Table 69.

Updated and added values to Table 70, page 51.

Revised -1 speed FMAX value in Table 72, page 53.

Added Note 4 to TLOCKMAX and revised FINDUTY, FINMAX,and FVCOMAX in Table 74, page 55.

Added ± values to Table 79 and Table 80. Changed TOUT_OFFSET in Table 80.

In Virtex-5 Device Pin-to-Pin Output Parameter Guidelines:

Revised values in Table 84 through Table 90.

In Virtex-5 Device Pin-to-Pin Input Parameter Guidelines:

Revised values in Table 91 through Table 97.

In Source-Synchronous Switching Characteristics:

Revised values in Table98, page83.

Added package skew values to Table 99, page 84.

Revised values in Table 101, page 85.

06/15/07

3.2

Updated TSTG in Table 1.

Corrected VOH/VOL in Table 9 and Table10, page8.

Changed the design software version that matches this data sheet above Table 54 on page 30.

Added Production Silicon and ISE Software Status, page 31.

Added TIODELAY_CLK_MAX and revised TCKSR in Table 64, page 44.

In Virtex-5 Device Pin-to-Pin Output Parameter Guidelines: Revised values in Table 85 through

Table 90.

In Virtex-5 Device Pin-to-Pin Input Parameter Guidelines: Revised values in Table 92 through Table 97.

Corrected units to ns in Table 98, page 83.

Date

Version

Revision

相關(guān)PDF資料	PDF描述
HW-V5-ML550-UNI-G-J	EVALUATION PLATFORM VIRTEX-5
HW-V5-ML525-UNI-G-J	EVAL PLATFORM ROCKET IO VIRTEX-5
STD21W-F	WIRE & CABLE MARKERS
XE8000EV120	BOARD EVAL FOR SX8722I070TRLF
AD923011-200EBZ	BOARD EVAL FOR AD9230 200MSPS

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
HW-V5-PCIE2-UNI-G	功能描述:KIT DEV PCIEXPRESS GTX VIRTEX5 RoHS:是類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等）系列:Virtex® -5 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-VID-KIT	功能描述:可編程邏輯 IC 開發(fā)工具 Lattice Video Interface Kit RoHS:否制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
HW-VL1	制造商:IDEC CORPORATION 功能描述:BARRIER
HW-VL2	制造商:IDEC Corporation 功能描述:COVER;HW FNGR SAFE CONTAC CVR 制造商:IDEC CORPORATION 功能描述:HW FNGR SAFE CONTAC CVR
HW-VL3	制造商:IDEC Corporation 功能描述: 制造商:IDEC Corporation 功能描述:Replacs TW-VL3 FNGR SAF

發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝

添加更多采購

采購需求

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

我的聯(lián)系方式

采購需求

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

我的聯(lián)系方式

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價