T<" />
參數(shù)資料
型號: HW-V5-ML561-UNI-G-J
廠商: Xilinx Inc
文件頁數(shù): 40/91頁
文件大?。?/td> 0K
描述: EVALUATION PLATFORM VIRTEX-5
產(chǎn)品變化通告: Development Systems Discontinuation 16/Jan/2012
標準包裝: 1
系列: Virtex®-5 LXT
類型: FPGA
適用于相關(guān)產(chǎn)品: XC5VLX50T-FFG1136
所含物品: 評估平臺,線纜,CD,小型閃存卡,DDR2 DIMM,- 不包括電源 -
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
45
TCXB
CX inputs to CMUX output
0.33
0.36
0.42
ns, Max
TCXD
CX inputs to DMUX output
0.37
0.42
0.49
ns, Max
TDXD
DX inputs to DMUX output
0.38
0.42
0.49
ns, Max
TOPCYA
An input to COUT output
0.43
0.50
0.59
ns, Max
TOPCYB
Bn input to COUT output
0.39
0.44
0.51
ns, Max
TOPCYC
Cn input to COUT output
0.33
0.37
0.43
ns, Max
TOPCYD
Dn input to COUT output
0.30
0.34
0.40
ns, Max
TAXCY
AX input to COUT output
0.36
0.42
0.50
ns, Max
TBXCY
BX input to COUT output
0.26
0.30
0.37
ns, Max
TCXCY
CX input to COUT output
0.20
0.22
0.26
ns, Max
TDXCY
DX input to COUT output
0.20
0.22
0.26
ns, Max
TBYP
CIN input to COUT output
0.09
0.10
0.11
ns, Max
TCINA
CIN input to AMUX output
0.24
0.27
0.31
ns, Max
TCINB
CIN input to BMUX output
0.27
0.30
0.35
ns, Max
TCINC
CIN input to CMUX output
0.29
0.32
0.36
ns, Max
TCIND
CIN input to DMUX output
0.31
0.35
0.41
ns, Max
Sequential Delays
TCKO
Clock to AQ – DQ outputs
0.35
0.40
0.47
ns, Max
Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK
TDICK/TCKDI
AX – DX input to CLK on A – D Flip Flops
0.36
0.19
0.41
0.21
0.49
0.24
ns, Min
TRCK
DX input to CLK when used as REV
0.37
0.42
0.51
ns, Min
TCECK/TCKCE
CE input to CLK on A – D Flip Flops
0.18
–0.04
0.20
–0.04
0.23
–0.04
ns, Min
TSRCK/TCKSR
SR input to CLK on A – D Flip Flops
0.41
–0.19
0.49
–0.19
0.59
–0.19
ns, Min
TCINCK/TCKCIN
CIN input to CLK on A – D Flip Flops
0.14
0.16
0.18
0.19
ns, Min
Set/Reset
TSRMIN
SR input minimum pulse width
0.90
ns, Min
TRQ
Delay from SR or REV input to AQ – DQ flip-flops
0.74
0.86
1.03
ns, Max
TCEO
Delay from CE input to AQ – DQ flip-flops
0.46
0.52
0.63
ns, Max
FTOG
Toggle frequency (for export control)
1412
1265
1098
MHz
Notes:
1.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case”, but if a “0” is
listed, there is no positive hold time.
2.
These items are of interest for Carry Chain applications.
Table 65: CLB Switching Characteristics (Cont’d)
Symbol
Description
Speed Grade
Units
-3
-2
-1
相關(guān)PDF資料
PDF描述
HW-V5-ML550-UNI-G-J EVALUATION PLATFORM VIRTEX-5
HW-V5-ML525-UNI-G-J EVAL PLATFORM ROCKET IO VIRTEX-5
STD21W-F WIRE & CABLE MARKERS
XE8000EV120 BOARD EVAL FOR SX8722I070TRLF
AD923011-200EBZ BOARD EVAL FOR AD9230 200MSPS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HW-V5-PCIE2-UNI-G 功能描述:KIT DEV PCIEXPRESS GTX VIRTEX5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® -5 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-VID-KIT 功能描述:可編程邏輯 IC 開發(fā)工具 Lattice Video Interface Kit RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
HW-VL1 制造商:IDEC CORPORATION 功能描述:BARRIER
HW-VL2 制造商:IDEC Corporation 功能描述:COVER;HW FNGR SAFE CONTAC CVR 制造商:IDEC CORPORATION 功能描述:HW FNGR SAFE CONTAC CVR
HW-VL3 制造商:IDEC Corporation 功能描述: 制造商:IDEC Corporation 功能描述:Replacs TW-VL3 FNGR SAF