參數(shù)資料
型號: HW-V5-ML561-UNI-G-J
廠商: Xilinx Inc
文件頁數(shù): 55/91頁
文件大?。?/td> 0K
描述: EVALUATION PLATFORM VIRTEX-5
產(chǎn)品變化通告: Development Systems Discontinuation 16/Jan/2012
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LXT
類型: FPGA
適用于相關(guān)產(chǎn)品: XC5VLX50T-FFG1136
所含物品: 評估平臺,線纜,CD,小型閃存卡,DDR2 DIMM,- 不包括電源 -
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
59
Table 78: Input Clock Tolerances
Symbol
Description
Frequency Range
Value
Units
Duty Cycle Input Tolerance (in %)
TDUTYCYCRANGE_1
PSCLK only
< 1 MHz
25 - 75
%
TDUTYCYCRANGE_1_50
PSCLK and CLKIN
1 - 50 MHz
25 - 75
%
TDUTYCYCRANGE_50_100
50 - 100 MHz
30 - 70
%
TDUTYCYCRANGE_100_200
100 - 200 MHz
40 - 60
%
TDUTYCYCRANGE_200_400
200 - 400 MHz(4)
45 - 55
%
TDUTYCYCRANGE_400
> 400 MHz
45 - 55
%
Input Clock Cycle-Cycle Jitter (Low Frequency Mode)
Speed Grade
Units
-3
-2
-1
TCYCLFDLL
CLKIN (using DLL outputs)(1)
300.00
345.00
ps
TCYCLFFX
CLKIN (using DFS outputs)(2)
300.00
345.00
ps
Input Clock Cycle-Cycle Jitter (High Frequency Mode)
TCYCHFDLL
CLKIN (using DLL outputs)(1)
150.00
173.00
ps
TCYCHFFX
CLKIN (using DFS outputs)(2)
150.00
173.00
ps
Input Clock Period Jitter (Low Frequency Mode)
TPERLFDLL
CLKIN (using DLL outputs)(1)
1.00
1.15
ns
TPERLFFX
CLKIN (using DFS outputs)(2)
1.00
1.15
ns
Input Clock Period Jitter (High Frequency Mode)
TPERHFDLL
CLKIN (using DLL outputs)(1)
1.00
1.15
ns
TPERHFFX
CLKIN (using DFS outputs)(2)
1.00
1.15
ns
Feedback Clock Path Delay Variation
TCLKFB_DELAY_VAR
CLKFB off-chip feedback
1.00
1.15
ns
Notes:
1.
DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2.
DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3.
If both DLL and DFS outputs are used, follow the more restrictive specifications.
4.
This duty cycle specification does not apply to the GTP_DUAL to DCM or GTX_DUAL to DCM connection. The GTP transceivers drive the
DCMs at the following frequencies: 320 MHz for -1 speed grade devices, 375 MHz for -2 speed grade devices, or 375 MHz for -3 speed
grade devices. The GTX transceivers drive the DCMs at the following frequencies: 450 MHz for -1 speed grade devices or 500 MHz for -2
speed grade devices.
相關(guān)PDF資料
PDF描述
HW-V5-ML550-UNI-G-J EVALUATION PLATFORM VIRTEX-5
HW-V5-ML525-UNI-G-J EVAL PLATFORM ROCKET IO VIRTEX-5
STD21W-F WIRE & CABLE MARKERS
XE8000EV120 BOARD EVAL FOR SX8722I070TRLF
AD923011-200EBZ BOARD EVAL FOR AD9230 200MSPS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HW-V5-PCIE2-UNI-G 功能描述:KIT DEV PCIEXPRESS GTX VIRTEX5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® -5 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學(xué)撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-VID-KIT 功能描述:可編程邏輯 IC 開發(fā)工具 Lattice Video Interface Kit RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
HW-VL1 制造商:IDEC CORPORATION 功能描述:BARRIER
HW-VL2 制造商:IDEC Corporation 功能描述:COVER;HW FNGR SAFE CONTAC CVR 制造商:IDEC CORPORATION 功能描述:HW FNGR SAFE CONTAC CVR
HW-VL3 制造商:IDEC Corporation 功能描述: 制造商:IDEC Corporation 功能描述:Replacs TW-VL3 FNGR SAF