參數(shù)資料
型號: HW-V5-ML561-UNI-G-J
廠商: Xilinx Inc
文件頁數(shù): 10/91頁
文件大?。?/td> 0K
描述: EVALUATION PLATFORM VIRTEX-5
產(chǎn)品變化通告: Development Systems Discontinuation 16/Jan/2012
標準包裝: 1
系列: Virtex®-5 LXT
類型: FPGA
適用于相關(guān)產(chǎn)品: XC5VLX50T-FFG1136
所含物品: 評估平臺,線纜,CD,小型閃存卡,DDR2 DIMM,- 不包括電源 -
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
18
Table 35: GTP_DUAL Tile Receiver Switching Characteristics
Symbol
Description
Min
Typ
Max
Units
FGTPRX
Serial data rate
RX oversampler not enabled
0.5
FGTPMAX
Gb/s
RX oversampler enabled
0.1
0.5
Gb/s
RXOOBVDPP
OOB detect threshold
peak-to-peak
OOBDETECT_THRESHOLD = 100
60
105
165
mV
RXSST
Receiver spread-spectrum
tracking(1)
Modulated @ 33 KHz
–5000
0
ppm
RXRL
Run length (CID)
Internal AC capacitor bypassed
150
UI
RXPPMTOL
Data/REFCLK PPM offset
tolerance(2)
CDR 2nd-order loop disabled with
PLL_RXDIVSEL_OUT = 1(3)
–200
200
ppm
CDR 2nd-order loop disabled with
PLL_RXDIVSEL_OUT = 2(3)
–200
200
ppm
CDR 2nd-order loop disabled with
PLL_RXDIVSEL_OUT = 4(3)
–100
100
ppm
CDR 2nd-order loop enabled
–1000
1000
ppm
SJ Jitter Tolerance(4)
JT_SJ3.75
Sinusoidal Jitter(5)
3.75 Gb/s
0.30
UI
JT_SJ3.2
Sinusoidal Jitter(5)
3.20 Gb/s
0.40
UI
JT_SJ2.50
Sinusoidal Jitter(5)
2.50 Gb/s
0.40
UI
JT_SJ2.00
Sinusoidal Jitter(5)
2.00 Gb/s
0.40
UI
JT_SJ1.00
Sinusoidal Jitter(5)
1.00 Gb/s
0.30
UI
JT_SJ500
Sinusoidal Jitter(5)
500 Mb/s
0.30
UI
JT_SJ500
Sinusoidal Jitter(5)
500 Mb/s OS
0.30
UI
JT_SJ100
Sinusoidal Jitter(5)
100 Mb/s OS
0.30
UI
SJ Jitter Tolerance with Stressed Eye(4)
JT_TJSE3.2
Total Jitter with Stressed
Eye(6)
3.20 Gb/s
0.87
UI
JT_SJSE3.2
Sinusoidal Jitter with
Stressed Eye(6)
3.20 Gb/s
0.30
UI
Notes:
1.
Using PLL_RXDIVSEL_OUT = 1 only.
2.
Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±100 ppm
resolution results in a maximum offset of 200 ppm between the reference clock and the serial data.
3.
CDR 1st-order step size set to 2.
4.
All jitter values are based on a Bit Error Ratio of 1e–12.
5.
Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
6.
Stimulus signal includes 0.4UI of DJ and 0.17UI of RJ. RX equalizer is enabled.
相關(guān)PDF資料
PDF描述
HW-V5-ML550-UNI-G-J EVALUATION PLATFORM VIRTEX-5
HW-V5-ML525-UNI-G-J EVAL PLATFORM ROCKET IO VIRTEX-5
STD21W-F WIRE & CABLE MARKERS
XE8000EV120 BOARD EVAL FOR SX8722I070TRLF
AD923011-200EBZ BOARD EVAL FOR AD9230 200MSPS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HW-V5-PCIE2-UNI-G 功能描述:KIT DEV PCIEXPRESS GTX VIRTEX5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® -5 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-VID-KIT 功能描述:可編程邏輯 IC 開發(fā)工具 Lattice Video Interface Kit RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
HW-VL1 制造商:IDEC CORPORATION 功能描述:BARRIER
HW-VL2 制造商:IDEC Corporation 功能描述:COVER;HW FNGR SAFE CONTAC CVR 制造商:IDEC CORPORATION 功能描述:HW FNGR SAFE CONTAC CVR
HW-VL3 制造商:IDEC Corporation 功能描述: 制造商:IDEC Corporation 功能描述:Replacs TW-VL3 FNGR SAF