- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385399 > HT48C50-1 (Holtek Semiconductor Inc.) 8-Bit High Performance RISC-like Microcontroller Suitable for Multiple I/O Application(高性能、指令類似RISC的8位微控制器，用于多I/O接口設(shè)備) PDF資料下載
參數(shù)資料
| 型號： | HT48C50-1 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | 8-Bit High Performance RISC-like Microcontroller Suitable for Multiple I/O Application(高性能、指令類似RISC的8位微控制器，用于多I/O接口設(shè)備) |
| 中文描述： | 8位高性能RISC架構(gòu)微控制器等的多個I / O應(yīng)用（高性能，指令類似的RISC的8位微控制器，用于多予適用/輸出接口設(shè)備） |
| 文件頁數(shù)： | 15/45頁 |
| 文件大?。?/td> | 292K |
| 代理商： | HT48C50-1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
HT48C50-1
15
December 19, 2000
tion, only one can be active depending on the
mask option
"CLR WDT times selection op-
tion". If the "CLR WDT" is selected (i.e.
CLRWDT times equal one), any execution of
the "CLR WDT" instruction will clear the WDT.
In the case that "CLR WDT1" and "CLR WDT2"
are chosen (i.e. CLRWDT times equal two),
these two instructions must be executed to
clear the WDT; otherwise, the WDT may reset
the chip as a result of time-out.
Power down operation
HALT
TheHALTmodeisinitializedbythe"HALT"in-
struction and results in the following...
The system oscillator will be turned off but
the WDT oscillator remains running (if the
WDT oscillator is selected).
The contents of the on chip RAM and regis-
ters remain unchanged.
WDT and WDT prescaler will be cleared and
recounted again (if the WDT clock is from the
WDT oscillator).
All of the I/O ports maintain their original sta-
tus.
The PD flag is set and the TO flag is cleared.
The system can leave the HALT mode by means
of an external reset, an interrupt, an external
falling edge signal on port Aor a WDT overflow.
An external reset causes a device initialization
and the WDT overflow performs a "warm re-
set". After the TO and PD flags are examined,
the reason for chip reset can be determined.
The PD flag is cleared by system power-up or
executingthe"CLRWDT"instructionandisset
when executing the "HALT" instruction. The
TO flag is set if the WDT time-out occurs, and
causes a wake-up that only resets the PC and
SP; the others remain in their original status.
The port Awake-up and interrupt methods can
be considered as a continuation of normal exe-
cution. Each bit in port A can be independently
selected to wake up the device by mask option.
Awakening from an I/O port stimulus, the pro-
gram will resume execution of the next instruc-
tion. If it awakens from an interrupt, two
sequence may occur. If the related interrupt is
disabled or the interrupt is enabled but the
stack is full, the program will resume execution
at the next instruction. If the interrupt is en-
abledandthestackisnotfull,theregularinter-
rupt response takes place. If an interrupt
request flag is set to "1" before entering the
HALT mode, the wake-up function of the re-
lated interrupt will be disabled. Once a
wake-up event occurs, it takes 1024 t
SYS
(sys-
tem clock period) to resume normal operation.
Inotherwords,adummyperiodwillbeinserted
after a wake-up. If the wake-up results from an
interrupt acknowledge signal, the actual inter-
rupt subroutine execution will be delayed by
one or more cycles. If the wake-up results in the
nextinstructionexecution,thiswillbeexecuted
immediately after the dummy period is fin-
ished.
To minimize power consumption, all the I/O
pins should be carefully managed before enter-
ing the HALT status. The RTC oscillator still
runs in the HALT mode (if the RTC oscillator is
enabled).
Reset
Therearethreewaysinwhicharesetcanoccur:
RES reset during normal operation
RES reset during HALT
WDT time-out reset during normal operation
The WDT time-out during HALT is different
from other chip reset conditions, since it can
perform a "warm reset" that resets only the PC
and SP, leaving the other circuits in their origi-
nal state. Some registers remain unchanged
during other reset conditions. Most registers
are reset to the initial condition when the re-
set conditions are met. By examining the PD
and TO flags, the program can distinguish be-
tween different "chip resets".
TO PD
RESET Conditions
0
0
RES reset during power-up
u
u
RES reset during normal operation
0
1
RES wake-up HALT
1
u
WDT time-out during normal
operation
1
1
WDT wake-up HALT
Note: "u" stands for "unchanged"
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT48C50- | 8-BIT MICROCONTROLLER |
| HT48C70-1 | I/O Type 8-Bit MCU |
| HT48R70A-1 | I/O Type 8-Bit MCU |
| HT48C70 | 8-Bit Microcontroller Series |
| HT48CA0-2 | Remote Type 8-Bit MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT48C50-1_09 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MCU |
| HT48C70 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit Microcontroller Series |
| HT48C70(40DIP-A) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| HT48C70(64QFP-A) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| HT48C70-1 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。