參數(shù)資料
型號: HT48C10-1
廠商: Holtek Semiconductor Inc.
英文描述: 8-Bit High Performance RISC-like Microcontroller Suitable for Multiple I/O Application(高性能、指令類似RISC的8位微控制器,用于多I/O接口設備)
中文描述: 8位高性能RISC架構(gòu)微控制器等的多個I / O應用(高性能,指令類似的RISC的8位微控制器,用于多予適用/輸出接口設備)
文件頁數(shù): 18/43頁
文件大?。?/td> 274K
代理商: HT48C10-1
HT48C10-1
18
January 4, 2001
The TM0, TM1 bits define the operating mode.
The event count mode is used to count external
events, which means the clock source comes from
an external (TMR) pin. The timer mode functions
as a normal timer with the clock source coming
fromthef
INT
clock.Thepulsewidthmeasurement
modecanbeusedtocountthehighorlowleveldu-
ration of the external signal (TMR). The counting
is based on the f
INT
clock.
In the event count or timer mode, once the
timer/event counter starts counting, it will count
from the current contents in the timer/event
counter to FFH. Once overflow occurs, the coun-
ter is reloaded from the timer/event counter
preload register and generates the interrupt re-
quest flag (TF; bit 5 of INTC) at the same time.
In the pulse width measurement mode with
the TON and TE bits equal to one, once the
TMR has received a transient from low to high
(or high to low if the TE bits is "0") it will start
counting until the TMR returns to the original
level and resets the TON. The measured result
will remain in the timer/event counter even if
the activated transient occurs again. In other
words, only one cycle measurement can be
done. Until setting the TON, the cycle measure-
ment will function again as long as it receives
further transient pulse. Note that, in this oper-
ating mode, the timer/event counter starts
counting not according to the logic level but ac-
cording to the transient edges. In the case of
counter overflows, the counter is reloaded from
the timer/event counter preload register and is-
sues the interrupt request just like the other
two modes. To enable the counting operation,
the timer ON bit (TON; bit 4 of TMRC) should
be set to 1. In the pulse width measurement
mode,theTONwillbeclearedautomaticallyaf-
ter the measurement cycle is completed. But in
the other two modes the TON can only be reset
by instructions. The overflow of the timer/event
counter is one of the wake-up sources. No mat-
ter what the operation mode is, writing a 0 to
ETI can disable the interrupt service.
In the case of timer/event counter OFF condi-
tion, writing data to the timer/event counter
preload register will also reload that data to
the timer/event counter. But if the timer/event
counter is turned on, data written to it will only
be kept in the timer/event counter preload reg-
ister. The timer/event counter will still operate
until overflow occurs. When the timer/event
counter (reading TMR) is read, the clock will be
blocked to avoid errors. As clock blocking may re-
sults in a counting error, this must be taken into
consideration by the programmer.
The bit0~bit2 of the TMRC can be used to de-
fine the pre-scaling stages of the internal clock
sources of timer/event counter. The definitions
are as shown. The overflow signal of
timer/event counter can be used to generate
PFD signals for buzzer driving.
Input/output ports
There are 21 bidirectional input/output lines in
the microcontroller, labeled from PAto PC, which
are mapped to the data memory of [12H], [14H]
and [16H] respectively. All of these I/O ports can
be used for input and output operations. For in-
put operation, these ports are non-latching, that
is, the inputs must be ready at the T2 rising edge
of instruction "MOV A,[m]" (m=12H, 14H or
16H).Foroutputoperation,allthedataislatched
and remains unchanged until the output latch is
rewritten.
Each I/O line has its own control register (PAC,
PBC, PCC) to control the input/output configu-
ration. With this control register, CMOS output
or schmitt trigger input with or without
pull-high resistor structures can be reconfig-
ured dynamically (i.e. on-the-fly) under soft-
ware control. To function as an input, the
corresponding latch of the control register must
write "1". The input source also depends on the
control register. If the control register bit is "1",
the input will read the pad state. If the control
register bit is "0", the contents of the latches
will move to the internal bus. The latter is pos-
sible in the "read-modify-write" instruction.
For output function, CMOS is the only configu-
ration. These control registers are mapped to
locations 13H, 15H and 17H.
After a chip reset, these input/output lines re-
main at high levels or floating state (dependent
on pull-high options). Each bit of these in-
相關PDF資料
PDF描述
HT48C50-1 8-Bit High Performance RISC-like Microcontroller Suitable for Multiple I/O Application(高性能、指令類似RISC的8位微控制器,用于多I/O接口設備)
HT48C50- 8-BIT MICROCONTROLLER
HT48C70-1 I/O Type 8-Bit MCU
HT48R70A-1 I/O Type 8-Bit MCU
HT48C70 8-Bit Microcontroller Series
相關代理商/技術參數(shù)
參數(shù)描述
HT48C10-1(24SKDIP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|DIP|24PIN|PLASTIC
HT48C10-1(24SOP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|SOP|24PIN|PLASTIC
HT48C10-1_09 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:I/O Type 8-Bit MCU
HT48C30 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:8-Bit Microcontroller Series
HT48C30(18DIP-A) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller