- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385399 > HT46R24 (Holtek Semiconductor Inc.) A/D Type 8-Bit MCU PDF資料下載
參數(shù)資料
| 型號： | HT46R24 |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | A/D Type 8-Bit MCU |
| 中文描述： | 的A / D型8位微控制器 |
| 文件頁數(shù)： | 10/49頁 |
| 文件大?。?/td> | 393K |
| 代理商： | HT46R24 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
HT46R24/HT46C24
Rev. 1.50
10
May 3, 2004
EMI bit and the corresponding bit of INTC0 and INTC1
may be set to allow interrupt nesting. If the stack is full,
theinterruptrequestwillnotbeacknowledged,evenifthe
related interrupt is enabled, until the SP is decremented.
If immediate service is desired, the stack must be pre-
vented from becoming full.
All these kinds of interrupts have a wake-up capability.
As an interrupt is serviced, a control transfer occurs by
pushing the program counter onto the stack, followed by
a branch to a subroutine at specified location in the pro-
gram memory. Only the program counter is pushed onto
the stack. If the contents of the register or status register
(STATUS) are altered by the interrupt service program
which corrupts the desired control sequence, the con-
tents should be saved in advance.
External interrupts are triggered by a high to low transi-
tion of INT and the related interrupt request flag (EIF; bit
4 of INTC0) will be set. When the interrupt is enabled,
the stack is not full and the external interrupt is active, a
subroutine call to location 04H will occur. The interrupt
request flag (EIF) and EMI bits will be cleared to disable
other interrupts.
The internal Timer/Event Counter 0 interrupt is initial-
ized by setting the Timer/Event Counter 0 interrupt re-
quest flag (T0F; bit 5 of INTC0), which is normally
caused by a timer overflow. After the interrupt is en-
abled, and the stack is not full, and the T0F bit is set, a
subroutine call to location 08H occurs. The related inter-
rupt request flag (T0F) is reset, and the EMI bit is
cleared to disable further maskable interrupts. The
Timer/Event Counter 1 is operated in the same manner
but its related interrupt request flag is T1F (bit 6 of
INTC0) and its subroutine call location is 0CH.
The A/D converter interrupt is initialized by setting the
A/D converter request flag (ADF; bit 4 of INTC1),
caused by an end of A/D conversion. When the interrupt
is enabled, the stack is not full and the ADF is set, a sub-
routine call to location 10H will occur. The related inter-
rupt request flag (ADF) will be reset and the EMI bit
cleared to disable further interrupts.
The I
2
C Bus interrupt is initialized by setting the I
2
C Bus in-
terrupt request flag (HIF; bit 5 of INTC1), caused by a
slave address match (HAAS= 1 ) or one byte of data
transfer is completed. When the interrupt is enabled, the
stack is not full and the HIF bit is set, a subroutine call to
location 14H will occur. The related interrupt request flag
(HIF)willberesetandtheEMIbitclearedtodisablefurther
interrupts.
During the execution of an interrupt subroutine, other in-
terrupt acknowledgments are held until the RETI in-
struction is executed or the EMI bit and the related
interrupt control bit are set to 1 (of course, if the stack is
not full). To return from the interrupt subroutine, RET or
RETI may be invoked. RETI will set the EMI bit to en-
able an interrupt service, but RET will not.
Interrupts, occurring in the interval between the rising
edges of two consecutive T2 pulses, will be serviced on
the latter of the two T2 pulses, if the corresponding inter-
rupts are enabled. In the case of simultaneous requests
the following table shows the priority that is applied.
These can be masked by resetting the EMI bit.
Register
Bit No.
Label
Function
INTC0
(0BH)
0
EMI
Controls the master (global) interrupt (1= enabled; 0= disabled)
1
EEI
Controls the external interrupt (1= enabled; 0= disabled)
2
ET0I
Controls the Timer/Event Counter 0 interrupt (1= enabled; 0= disabled)
3
ET1I
Controls the Timer/Event Counter 1 interrupt (1= enabled; 0= disabled)
4
EIF
External interrupt request flag (1= active; 0= inactive)
5
T0F
Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)
6
T1F
Internal Timer/Event Counter 1 request flag (1= active; 0= inactive)
7
Unused bit, read as 0
INTC1
(1EH)
0
EADI
Control the A/D converter interrupt (1= enabled; 0=disabled)
1
EHI
Control the I
2
C Bus interrupt (1= enabled; 0= disabled)
2, 3
Unused bit, read as 0
4
ADF
A/D converter request flag (1= active; 0= inactive)
5
HIF
I
2
C Bus interrupt request flag (1= active; 0= inactive)
6, 7
Unused bit, read as 0
INTC Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT46C46 | Cost-Effective A/D Type 8-Bit MCU |
| HT46C47 | Cost-Effective A/D Type 8-Bit MCU |
| HT46R46 | Cost-Effective A/D Type 8-Bit MCU |
| HT46C62 | A/D with LCD Type 8-Bit MCU |
| HT46R62 | A/D with LCD Type 8-Bit MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT46R24_06 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit MCU |
| HT46R32 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit OTP MCU with OPA |
| HT46R321 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit OTP MCU with OPA and 8x4 LED Driver |
| HT46R322 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D with OPA Type 8-Bit OTP MCU |
| HT46R34 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:A/D Type 8-Bit OTP MCU with OPA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。