- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50110 (Intersil Corporation) Digital Quadrature Tuner(數(shù)字調(diào)諧器) PDF資料下載
參數(shù)資料
| 型號： | HSP50110 |
| 廠商： | Intersil Corporation |
| 英文描述： | Digital Quadrature Tuner(數(shù)字調(diào)諧器) |
| 中文描述： | 數(shù)字正交調(diào)諧器（數(shù)字調(diào)諧器） |
| 文件頁數(shù)： | 14/24頁 |
| 文件大?。?/td> | 207K |
| 代理商： | HSP50110 |
3-14
Thus, the minimum input signal will be -21.66dB below full
scale (-9.66 -12 for A/D Backoff). As before the maximum
input signal in the absence of noise is -12dB down due to
A/D backoff.
From Equation 14, the gain relationships for maximum and
minimum input can be written as follows:
Min Input Level
-6.02dB
≥
-21.66 -6.02 - 216.74 + G
AGC
+ G
SHIFTER
+
20*log((40 x 10
6
/32 x 10
3
)
3
)-2.27
Max Input Level
-6.02dB
≤
-12 - 6.02 - 216.74 + G
AGC
+ G
SHIFTER
+
20 x log((40 x 10
6
/32 x 10
3
)
3
) -2.27
Using the upper and lower limits found above, the gain range
can be expressed as,
45.20dB < G
AGC
+ G
SHIFTER
< 54.86dB.
Using Equation 2 in the previous example, the shifter gain is
determined to be 2
7
, resulting in an AGC gain range of 3.05dB
< G
AGC
<12.72dB.
(EQ. 21)
(EQ. 22)
(EQ. 23)
(EQ. 24)
Basic Architectural Configurations
Detailed architectural diagrams are presented in Figures 18
through 20 for the basic configurations, Integrate/Dump filtering
with optional compensation, 3rd Order CIC filtering with
optionalcompensation,andDecimatingFilterbypass.Onlyone
of the data paths is shown since the processing on either the
inphase or quadrature legs is identical. These diagrams are
useful for determining the throughput pipeline delay or the loop
delay of the AGC as all the internal registers are shown.
All registers with the exception of those denoted by daggers (
)
are enabled every CLK rate to minimize pipeline latency. The
registers marked by daggers are enabled at the output sample
rate as required by the filtering operation performed. The Loop
Filter accumulator in the AGC is enabled once per output
sample, and represents a delay of one output sample. The
accumulators in the CIC filter each represent a delay of one
CLK, but they are enabled for processing once per input
sample. In Interpolated Input Mode the accumulators are
enabled every CLK since the sample rate is determined by the
CLK rate (see Input Controller Section). In Gated Input Mode,
the processing delay of the accumulators is one CLK but they
are only enabled once for each sample gated into the
processing pipeline. As a result, the latency through the
accumulators is 3 CLKs rather than 3 input sample periods
when configured as a 3rd order CIC filter.
HSP50110
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50210 | Digital Costas Loop(數(shù)字Costas鎖相環(huán)) |
| HSP50214VC | Programmable Downconverter |
| HSP50214VI | Programmable Downconverter |
| HSP50214 | Programmable Downconverter |
| HSP50215VC | Digital UpConverter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50110_01 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Quadrature Tuner |
| HSP50110JC-52 | 功能描述:調(diào)諧器 DIGITAL QUADRATURE TUNER 84 PLCC,52MHZ,COMM RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度: |
| HSP50110JC-52Z | 功能描述:調(diào)諧器 W/ANNEAL DIGTL TUNER 84 PLCC 52MHZ RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度: |
| HSP50110JC-60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Tuner Circuit |
| HSP50110JI-52 | 功能描述:調(diào)諧器 DIGITAL QUADRATURE TUNER 84 PLCC,52MHZ,INDUSTRIAL RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。