參數(shù)資料
型號: HSC-INTERFACEBOARD
廠商: Analog Devices, Inc.
英文描述: 1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
中文描述: 1.75 MSPS的,4 10-Bit/12-Bit并行模數(shù)轉(zhuǎn)換器毫瓦
文件頁數(shù): 6/16頁
文件大?。?/td> 197K
代理商: HSC-INTERFACEBOARD
REV. A
AD7470/AD7472
6
PIN FUNCTION DESCRIPTION
Pin
Mnemonic
Function
CS
Chip Select. Active low logic input used in conjunction with
RD
to access the conversion result. The conversion
result is placed on the data bus following the falling edge of both
CS
and
RD
.
CS
and
RD
are both connected to
the same AND gate on the input so the signals are interchangeable.
CS
can be hardwired permanently low.
Read Input. Logic Input used in conjunction with
CS
to access the conversion result. The conversion result is
placed on the data bus following the falling edge of both
CS
and
RD
.
CS
and
RD
are both connected to same
AND gate on the input so the signals are interchangeable.
CS
and
RD
can be hardwired permanently low in which
case, the data bus is always active and the result of the new conversion is clocked out slightly before to the BUSY
line going low.
Conversion Start Input. Logic Input used to initiate conversion. The input track/hold amplifier goes from track
mode to hold mode on the falling edge of
CONVST
and the conversion process is initiated at this point. The con-
version input can be as narrow as 15 ns. If the
CONVST
input is kept low for the duration of conversion and is
still low at the end of conversion, the part will automatically enter sleep mode. If the part enters this sleep mode,
the next rising edge of
CONVST
wakes up the part. Wake-up time for the part is typically 1
μ
s.
Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the
AD7472 takes 14 clock cycles while conversion time for the AD7470 takes 12 clock cycles. The frequency of this
master clock input, therefore, determines the conversion time and achievable throughput rate. While the ADC is
not converting, the Clock-In pad is in three-state and thus no clock is going through the part.
BUSY Output. Logic Output indicating the status of the conversion process. The BUSY signal goes high after the
falling edge of
CONVST
and stays high for the duration of conversion. Once conversion is complete and the con-
version result is in the output register, the BUSY line returns low. The track/hold returns to track mode just prior
to the falling edge of BUSY and the acquisition time for the part begins when BUSY goes low. If the
CONVST
input is still low when BUSY goes low, the part automatically enters its sleep mode on the falling edge of BUSY.
Reference Input. An external reference must be applied to this input. The voltage range for the external reference
is 2.5 V
±
1% for specified performance.
Analog Supply Voltage, +2.7 V to +5.25 V. This is the only supply voltage for all analog circuitry on the AD7470/
AD7472. The AV
DD
and DV
DD
voltages should ideally be at the same potential and must not be more than 0.3 V
apart even on a transient basis. This supply should be decoupled to AGND.
Digital Supply Voltage, +2.7 V to +5.25 V. This is the supply voltage for all digital circuitry on the AD7470/
AD7472 apart from the output drivers. The DV
DD
and AV
DD
voltages should ideally be at the same potential and
must not be more than 0.3 V apart even on a transient basis. This supply should be decoupled to DGND.
Analog Ground. Ground reference point for all analog circuitry on the AD7470/AD7472. All analog input signals
and any external reference signal should be referred to this AGND voltage. The AGND and DGND voltages
should ideally be at the same potential and must not be more than 0.3 V apart even on a transient basis.
Digital Ground. This is the ground reference point for all digital circuitry on the AD7470 and AD7472. The
DGND and AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart even
on a transient basis.
Analog Input. Single-ended analog input channel. The input range is 0 V to REFIN. The analog input presents a
high dc input impedance.
Supply Voltage for the Output Drivers, +2.7 V to +5.25 V. This voltage determines the output high voltage for the
data output pins. It allows the AV
DD
and DV
DD
to operate at 5 V (and maximize the dynamic performance of the
ADC) while the digital outputs can interface to 3 V logic.
Data Bit 0 to Data Bit 9 (AD7470) and DB11 (AD7472). Parallel digital outputs that provide the conversion
result for the part. These are three-state outputs that are controlled by
CS
and
RD
. The output high voltage level
for these outputs is determined by the V
DRIVE
input.
RD
CONVST
CLK IN
BUSY
REF IN
AV
DD
DV
DD
AGND
DGND
V
IN
V
DRIVE
DB0–DB9/11
相關(guān)PDF資料
PDF描述
HSML-A431-X90M1 Surface Mount LED Indicator
HSMV-A430-Y90M1 Surface Mount LED Indicator
HSMX-A43X-XXXXX Surface Mount LED Indicator
HSMA-A430-W90M1 Surface Mount LED Indicator
HSMA-A431-X90M1 Surface Mount LED Indicator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSCJ-HRFCJ-A(40) 功能描述:光纖連接器 FIBER OPTIC CONN RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類型:8 Port with External Shutter 連接器類型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類型:LC Adapter
HSCJ-HRFCJ-B 功能描述:CONN ADAPT SC/FC PNL MNT RoHS:否 類別:連接器,互連式 >> 光纖 - 適配器 系列:HSC 產(chǎn)品變化通告:Product Obsolescence Notification 01/Apri/2010 標(biāo)準(zhǔn)包裝:500 系列:- 類型:耦合器 轉(zhuǎn)換源(適配器端):POF 插座 轉(zhuǎn)換到(適配器端):POF 插座 單工/雙工:單工 模式:- 安裝類型:面板安裝,悶頭 環(huán)箍材料:- 特點(diǎn):- 顏色:藍(lán) 其它名稱:516-1891HFBR-4515-NDQ2114296B
HSCJ-HRFCJ-B(40) 功能描述:光纖連接器 ADAPT SC/FC PNL MNT RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類型:8 Port with External Shutter 連接器類型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類型:LC Adapter
HSCJ-HRFCJ-B(43) 功能描述:光纖連接器 CONV ADAPTER RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類型:8 Port with External Shutter 連接器類型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類型:LC Adapter
HSCJ-HRFCJ-B(51) 制造商:HRS 制造商全稱:HRS 功能描述:FC Type Fiber Optic Connectors