- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384443 > HSC-INTERFACEBOARD (Analog Devices, Inc.) 1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs PDF資料下載
參數(shù)資料
| 型號(hào)： | HSC-INTERFACEBOARD |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs |
| 中文描述： | 1.75 MSPS的，4 10-Bit/12-Bit并行模數(shù)轉(zhuǎn)換器毫瓦 |
| 文件頁(yè)數(shù)： | 14/16頁(yè) |
| 文件大?。?/td> | 197K |
| 代理商： | HSC-INTERFACEBOARD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)
REV. A
AD7470/AD7472
–
14
–
GROUNDING AND LAYOUT
The analog and digital power supplies are independent and
separately pinned out to minimize coupling between analog and
digital sections within the device. To complement the excellent
noise performance of the AD7470/AD7472 it is imperative that
care be given to the PCB layout. Figure 25 shows a recom-
mended connection diagram for the AD7470/AD7472.
All of the AD7470/AD7472 ground pins should be soldered
directly to a ground plane to minimize series inductance. The
AV
DD
, DV
DD
and V
DRIVE
pins should be decoupled to both the
analog and digital ground planes. The large value capacitors will
decouple low frequency noise to analog ground, the small value
capacitors will decouple high frequency noise to digital ground.
All digital circuitry power pins should be decoupled to the digi-
tal ground plane. The use of ground planes can physically sepa-
rate sensitive analog components from the noisy digital system.
The two ground planes should
be joined in
only
one place and
should not overlap so as to minimize capacitive coupling be-
tween them. If the AD7470/AD7472 is in a system where
multiple devices require AGND to DGND connections, the
connection should still be made at one point only, a star ground
point, which should be established as close as possible to the
AD7470/AD7472.
Noise can be minimized by applying some simple rules to the
PCB layout: analog signals should be kept away from digital
signals; fast switching signals like clocks should be shielded with
digital ground to avoid radiating noise to other sections of the
board and clock signals should never be run near the analog
inputs; avoid running digital lines under the device as these will
couple noise onto the die; the power supply lines to the AD7470/
AD7472 should use as large a trace as possible to provide a low
impedance path and reduce the effects of glitches on the power
supply line; avoid crossover of digital and analog signals and
place traces that are on opposite sides of the board at right angles
to each other.
Noise to the analog power line can be further reduced by use of
multiple decoupling capacitors as shown in Figure 25. Decou-
pling capacitors should be placed directly at the power inlet to
the PCB and also as close as possible to the power pins of the
AD7470/AD7472. The same decoupling method should be
used on other ICs on the PCB, with the capacitor leads as short
as possible to minimize lead inductance.
POWER SUPPLIES
Separate power supplies for AV
DD
and DV
DD
are desirable but if
necessary DV
DD
may share its power connection to AV
DD
. The
digital supply (DV
DD
) must not exceed the analog supply (AV
DD
)
by more than 0.3 V in normal operation.
MICROPROCESSOR INTERFACING
AD7470/AD7472 to ADSP-2185 Interface
Figure 26 shows a typical interface between the AD7470/AD7472
and the ADSP-2185. The ADSP-2185 processor can be used in
one of two memory modes, Full Memory Mode and Host Mode.
The Mode C pin determines in which mode the processor works.
The interface in Figure 26 is set up to have the processor work-
ing in Full Memory Mode, which allows full external addressing
capabilities.
When the AD7470/AD7472 has finished converting, the BUSY
line requests an interrupt through the
IRQ2
pin. The
IRQ2
interrupt has to be set up in the interrupt control register as
edge-sensitive. The DMS (Data Memory Select) pin latches in
the address of the A/D into the address decoder. The read op-
eration is thus started.
ADDRESS
DECODER
AD7470/
AD7472*
ADSP-2185*
A0
–
A15
DMS
IRQ2
RD
MODE C
D0
–
D23
CONVST
CS
RD
BUSY
DB0
–
DB9
(DB11)
ADDRESS BUS
DATA BUS
100k
*ADDITIONAL PINS OMITTED FOR CLARITY
OPTIONAL
Figure 26. Interfacing to the ADSP-2185
AD7470/AD7472 to ADSP-21065 Interface
Figure 27 shows a typical interface between the AD7470/AD7472
and the ADSP-21065L SHARC
processor. This interface is an
example of one of three DMA handshake modes. The
MS
X
AD7470/
AD7472
AD780
10 F
+
1nF
V
IN
V
OUT
1nF
+
10 F
0.1 F
10 F
DV
DD
AGND
DGND
V
DRIVE
VREF
AV
DD
+
0.1 F
47 F
ANALOG
SUPPLY
+5V
+
0.1 F
Figure 25. Decoupling Circuit
SHARC is a registered trademark of Analog Devices, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSML-A431-X90M1 | Surface Mount LED Indicator |
| HSMV-A430-Y90M1 | Surface Mount LED Indicator |
| HSMX-A43X-XXXXX | Surface Mount LED Indicator |
| HSMA-A430-W90M1 | Surface Mount LED Indicator |
| HSMA-A431-X90M1 | Surface Mount LED Indicator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSCJ-HRFCJ-A(40) | 功能描述:光纖連接器 FIBER OPTIC CONN RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類(lèi)型:8 Port with External Shutter 連接器類(lèi)型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類(lèi)型:LC Adapter |
| HSCJ-HRFCJ-B | 功能描述:CONN ADAPT SC/FC PNL MNT RoHS:否 類(lèi)別:連接器，互連式 >> 光纖 - 適配器 系列:HSC 產(chǎn)品變化通告:Product Obsolescence Notification 01/Apri/2010 標(biāo)準(zhǔn)包裝:500 系列:- 類(lèi)型:耦合器 轉(zhuǎn)換源（適配器端）:POF 插座 轉(zhuǎn)換到（適配器端）:POF 插座 單工/雙工:單工 模式:- 安裝類(lèi)型:面板安裝，悶頭 環(huán)箍材料:- 特點(diǎn):- 顏色:藍(lán) 其它名稱(chēng):516-1891HFBR-4515-NDQ2114296B |
| HSCJ-HRFCJ-B(40) | 功能描述:光纖連接器 ADAPT SC/FC PNL MNT RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類(lèi)型:8 Port with External Shutter 連接器類(lèi)型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類(lèi)型:LC Adapter |
| HSCJ-HRFCJ-B(43) | 功能描述:光纖連接器 CONV ADAPTER RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類(lèi)型:8 Port with External Shutter 連接器類(lèi)型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類(lèi)型:LC Adapter |
| HSCJ-HRFCJ-B(51) | 制造商:HRS 制造商全稱(chēng):HRS 功能描述:FC Type Fiber Optic Connectors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。