- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384443 > HSC-INTERFACEBOARD (Analog Devices, Inc.) 1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs PDF資料下載
參數(shù)資料
| 型號： | HSC-INTERFACEBOARD |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs |
| 中文描述： | 1.75 MSPS的，4 10-Bit/12-Bit并行模數(shù)轉(zhuǎn)換器毫瓦 |
| 文件頁數(shù)： | 15/16頁 |
| 文件大?。?/td> | 197K |
| 代理商： | HSC-INTERFACEBOARD |
REV. A
AD7470/AD7472
–
15
–
control line is actually three memory select lines. Internal
ADDR
25
–
24
are decoded into
MS
3-0
, these lines are then asserted
as chip selects. The
DMAR
1
(DMA Request 1) is used in this
setup as the interrupt to signal end of conversion. The rest of
the interface is standard handshaking operation.
AD7470/
AD7472*
ADSP-21065L*
ADDR
0
–
ADDR
23
RD
D0
–
D31
CONVST
RD
BUSY
DB0
–
DB9
(DB11)
ADDRESS BUS
DATA BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
OPTIONAL
DMAR
1
ADDRESS
LATCH
ADDRESS
BUS
ADDRESS
DECODER
MS
X
CS
Figure 27. Interfacing to ADSP-21065L
AD7470/AD7472 to TMS320C25 Interface
Figure 28 shows an interface between the AD7470/AD7472
and the TMS320C25. The
CONVST
signal can be applied
from the TMS320C25 or from an external source. The BUSY
line interrupts the digital signal processor when conversion is
completed. The TMS320C25 does not have a separate
RD
output to drive the AD7470/AD7472
RD
input directly. This
has to be generated from the processor
STRB
and R/
W
outputs
with the addition of some glue logic. The
RD
signal is OR-gated
with the
MSC
signal to provide the WAIT state required in the
read cycle for correct interface timing. The following instruction
is used to read the conversion from the AD7470/AD7472:
IN D,ADC
where
D
is Data Memory address and the
ADC
is the AD7470/
AD7472 address. The read operation must not be attempted
during conversion.
ADDRESS
DECODER
AD7470/
AD7472*
TMS320C25*
A0
–
A15
IS
STRB
R/
W
READY
DMD0
–
DMD15
CONVST
CS
RD
BUSY
DB0
–
DB9
(DB11)
ADDRESS BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
OPTIONAL
MSC
DATA BUS
Figure 28. Interfacing to the TMS320C25
AD7470/AD7472 to PIC17C4x Interface
Figure 29 shows a typical parallel interface between the AD7470/
AD7472 and PIC17C42/43/44. The microcontroller sees the
A/D as another memory device with its own specific memory
address on the memory map. The
CONVST
signal can either be
controlled by the microcontroller or an external source. The
BUSY signal provides an interrupt request to the microcontroller
when a conversion ends. The INT pin on the PIC17C42/43/44
must be configured to be active on the negative edge. PORTC
and PORTD of the microcontroller are bidirectional and used
to address the AD7470/AD7472 and also to read in the 10-bit
(AD7470) or 12-bit (AD7472) data. The
OE
pin on the PIC
can be used to enable the output buffers on the AD7470/AD7472
and preform a read operation.
*ADDITIONAL PINS OMITTED FOR CLARITY
ADDRESS
DECODER
ADDRESS
LATCH
OPTIONAL
PIC17C4x*
AD0
–
AD15
OE
INT
AD7470/
AD7472*
CONVST
CS
RD
BUSY
DB0
–
DB9
(DB11)
ALE
Figure 29. Interfacing to the PIC17C4x
AD7470/AD7472 to 80C186 Interface
Figure 30 shows the AD7470/AD7472 interfaced to the 80C186
microprocessor. The 80C186 DMA controller provides two
independent high speed DMA channels where data transfer can
occur between memory and I/O spaces. (The AD7470/AD7472
occupies one of these I/O spaces.) Each data transfer consumes
two bus cycles, one cycle to fetch data and the other to store
data.
After the AD7470/AD7472 has finished conversion, the BUSY
line generates a DMA request to Channel 1 (DRQ1). As a result
of the interrupt, the processor performs a DMA READ opera-
tion which also resets the interrupt latch. Sufficient priority
must be assigned to the DMA channel to ensure that the DMA
request will be serviced before the completion of the next con-
version. This configuration can be used with 6 MHz and 8 MHz
80C186 processors.
80C186*
AD0
–
AD15
A16
–
A19
RD
DRQ1
ADDRESS/DATA BUS
DATA BUS
*ADDITIONAL PINS OMITTED FOR CLARITY
ADDRESS
LATCH
ADDRESS
BUS
ADDRESS
DECODER
ALE
R
S
Q
AD7470/
AD7472*
CONVST
RD
BUSY
DB0
–
DB9
(DB11)
OPTIONAL
CS
Figure 30. Interfacing to the 80C186
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSML-A431-X90M1 | Surface Mount LED Indicator |
| HSMV-A430-Y90M1 | Surface Mount LED Indicator |
| HSMX-A43X-XXXXX | Surface Mount LED Indicator |
| HSMA-A430-W90M1 | Surface Mount LED Indicator |
| HSMA-A431-X90M1 | Surface Mount LED Indicator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSCJ-HRFCJ-A(40) | 功能描述:光纖連接器 FIBER OPTIC CONN RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類型:8 Port with External Shutter 連接器類型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類型:LC Adapter |
| HSCJ-HRFCJ-B | 功能描述:CONN ADAPT SC/FC PNL MNT RoHS:否 類別:連接器，互連式 >> 光纖 - 適配器 系列:HSC 產(chǎn)品變化通告:Product Obsolescence Notification 01/Apri/2010 標(biāo)準(zhǔn)包裝:500 系列:- 類型:耦合器 轉(zhuǎn)換源（適配器端）:POF 插座 轉(zhuǎn)換到（適配器端）:POF 插座 單工/雙工:單工 模式:- 安裝類型:面板安裝，悶頭 環(huán)箍材料:- 特點:- 顏色:藍 其它名稱:516-1891HFBR-4515-NDQ2114296B |
| HSCJ-HRFCJ-B(40) | 功能描述:光纖連接器 ADAPT SC/FC PNL MNT RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類型:8 Port with External Shutter 連接器類型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類型:LC Adapter |
| HSCJ-HRFCJ-B(43) | 功能描述:光纖連接器 CONV ADAPTER RoHS:否 制造商:Molex 產(chǎn)品:Adapters 類型:8 Port with External Shutter 連接器類型:Adapter 模式:Multimode 光纖直徑: 顏色:Blue 附件類型:LC Adapter |
| HSCJ-HRFCJ-B(51) | 制造商:HRS 制造商全稱:HRS 功能描述:FC Type Fiber Optic Connectors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。