- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371863 > HMS97C7134 [Monitor] PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS97C7134 |
| 英文描述： | [Monitor] |
| 中文描述： | [顯示器] |
| 文件頁數(shù)： | 62/86頁 |
| 文件大?。?/td> | 1508K |
| 代理商： | HMS97C7134 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
HMS91C7134
62
November.2001 ver1.0
19.5 Horizontal sync. detection
This block extracts the following parameters from the incoming
horizontal or composite sync :
HPER : The number of clock cycles (fSH = 12MHz) be-
tween five sync pulses (4 period time), thus the 12 bits val-
ue HPER will be equal to ((4 x 12 x 106 / fH) - 1) where fH
is the horizontal sync frequency in Hz.
HPOL : The polarity of the sync signal, HPOL will be reset
in case of a positive polarity and set in case of a negative
polarity. The 1/4 point value of HSYNC period time will be
latched for HPOL.
HPRES :To detect the presence of the valid HSYNC sig-
nal, Detector measures the time interval between five sync
pulses (4 period time). No active sync is coming in if the
counter reaches a value of FF0H(4080).
HCHG : The HCHG flag will be set if a change is detected
in either the polarity or the period time. To avoid unintended
setting of the HCHG flag a small deviation in the period time
is allowed.The allowed deviation is approximately 167ns
per line.
19.6 Vertical sync. detection
This block extracts the following parameters from the incoming
vertical sync:
VPER : Either the number of clock cycles (fSV=125kHz
sampling) between two sync pulses(period time). In case
the period time is measured this 12 bits VPER will be equal
to 125 x 103 / fV where fV is the vertical sync frequency in
Hz.
VPOL : The polarity of the sync signal, VPOL will be reset
in case of a positive polarity and reset in case of a negative
polarity. It should be noted here that in case of a composite
sync signal at the input the parameter VPOL will be set al-
ways, disregarding the polarity of the incoming composite
sync. The 1/4 value of incoming VSYNC value will be
latched for VPOL.
VPRES : To detect the presence of the valid VSYNC sig-
nal, Detector measures the time interval between two con-
secutive rising edges of the input signal. No active sync is
coming in if the counter reaches a value of FF0H(4080).
VCHG : The VCHG flag will be set if a change is detected
in either the polarity or the period time. To avoid unintended
setting of the VCHG flag a small deviation in the period
time is allowed.The allowed deviation is approximately
32us per line.
Table 19-2 Threshold frequencies of the presence detector
Detection input
Threshold frequency
HSYNC input
12 KHz
VSYNC input
30 Hz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS97C8032 | H8/SLP Series, 38799 Group, 4-ch 14-bit PWM, 2-ch 16-bit TPU, 16-bit AEC, RTC FP-100U; Vcc= 1.8 to 3.6 volts, Temp= -20 to 75 C; Package: PLQP0100KB-A |
| HMS99C51S | 8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
| HMS99C52S | 8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
| HMS99C54S | 8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
| HMS99C56S | 8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS97C8032 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS99C51 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS99C51S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
| HMS99C52 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS99C52S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS WITH EMBEDDED FLASH |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。