- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385376 > HFA3860BIV96 (HARRIS SEMICONDUCTOR) nullDirect Sequence Spread Spectrum Baseband Processor PDF資料下載
參數(shù)資料
| 型號： | HFA3860BIV96 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | nullDirect Sequence Spread Spectrum Baseband Processor |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PQFP48 |
| 文件頁數(shù)： | 35/40頁 |
| 文件大?。?/td> | 272K |
| 代理商： | HFA3860BIV96 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁
4-35
Bits 7:0
Test Bus Address = 1Eh to 1Fh
Reserved
Test 7:0 + TestCLK = 0
CONFIGURATION REGISTER 28 ADDRESS (70h) TEST BUS ADDRESS (Continued)
Supplies address for test pin outputs and Test Bus Monitor Register
CONFIGURATION REGISTER 29 ADDRESS (74h) TEST BUS MONITOR
Bits 7:0
Maps test bus pins 7:0 to read only value 7:0 when test bus address is supplied by CR 28
CONFIGURATION REGISTER 30 ADDRESS (78h) TEST REGISTER 1
Bits 7
PN Generator for Fault Test
0 = Normal
1 = Enabled
Bit 6
High rate Jump Clock Control
0 = Enable HR Jmpclk
1 = Disable HR Jmpclk
Bit 5
HR Demod XOR to Test Bus Enable
0 = Normal
1 = Enabled
Bit 4
Random Address to Test Bus
0 = Normal
1 = Enabled
Bit 3
Faster Cal
0 = Normal
1 = Enabled
When enabled, the 1kHz clock used to update the A/D cal bits is increased to 22kHz.
Bit 2
A/D Cal Test Mode
0 = Normal
1 = Enabled
When enabled, the 5 A/D cal bits come from CR3<4:0> to allow direct control.
Bit 1
A/D Test Mode
0 = Normal
1 = Enabled
When enabled, this bit causes all 12 bits of A/D outputs (6 RSSI, 3 I, 3 Q) to be directly output on pins of the HFA3860B.
Modem is nonfunctional.
Bit 0
Loop Back
0 = Normal
1 = Enabled
When enabled, this bit routes the I and Q outputs to the I and Q inputs of the modem. The 3-bit I&Q A/Ds are bypassed.
CONFIGURATION REGISTER 31 ADDRESS (7Ch) RX CONTROL
Bits 7:5
R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions.
Bit 4
Waveform modulation selection for 5.5 and 11Mbps
0 = BMBOK/QMBOK (Binary M-ary Bi-orthogonal Keying or Quaternary M-ary Bi-orthogonal Keying)
1 = CCK (Complementary Code Keying)
Bit 3
Type of differential encoding/decoding scheme for 5.5 and 11Mbps CCK modulation
0 = Standard differential encoding/decoding
1 = Differential encoding/decoding with odd symbols given an extra 180 degree rotation (IEEE 802.11 compliant)
Bit 2
RX QPSK Acquire
0 = Normal, will not acquire on QPSK, only on BPSK
1 = Acquire on QPSK (2MBPS) see Tech Brief 365.
Bit 1
Disable Control
0 = ED disabled after MD_RDY active
1 = ED runs continuously
Bit 0
CCA Type Select
1 = RAW CCA, updates every ANT Dwell
0 = Enhanced CCA
HFA3860B
相關PDF資料 |
PDF描述 |
|---|---|
| HFA3861BIN | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861BIN96 | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3925IA | null2.4GHz - 2.5GHz 250mW Power Amplifier |
| HFA3925IA96 | null2.4GHz - 2.5GHz 250mW Power Amplifier |
| HFA50PA60C | RxxP2xx Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 05V; Output Voltage (Vdc): 15V; Power: 2W; EN 60950 certified, rated for 250VAC; UL-60950-1 / CSA C22.2 certified; 5.2kVDC Isolation for 1 Minute; Optional Continuous Short Circuit Protected; Wide Operating Temperature Range atfull 2 Watts Load, ?40??C to +85??C; Twin Chamber Transformer System; UL94V-0 Package Material; Efficiency to 80% |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HFA3860IV | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HFA3860IV WAF | 制造商:Harris Corporation 功能描述: |
| HFA3860IV96 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11 Mbps Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3861A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processo |
發(fā)布緊急采購，3分鐘左右您將得到回復。